




The Dissertation Committee for Fadi A. Zaraket
certifies that this is the approved version of the following dissertation:







Program Analysis with Boolean Logic Solvers
by
Fadi A. Zaraket, B.E;M.E.
Dissertation
Presented to the Faculty of the Graduate School of
The University of Texas at Austin
in Partial Fulfillment
of the Requirements
for the Degree of
Doctor of Philosophy
The University of Texas at Austin
December 2007
È ðB ù
 ÒÊªÓ , YJ
j. ÖÏ  YJ.« 	QK
 	QªË  ø
 YËð úÍ	àA 	JmÌ' Qå , 	¬Aª ú
GYË ð úÍHAK
Q» 	YË  ú
 	̄ ù





k éj. îE. ð éºK
Qå , éJ.
J. mÌ' éAJ
Ó úÍAgQ 	̄ 	J. 	K ú
 æË  é 	JÓÆB , 	á
ÖÞ AK
 ú
 æ 	JK.  úÍPA 	¢J 	KB 	á« 	­̄ñKð A 	J ®J. 	áÓ É¿ð , ñ» Ag. YK
Q 	«PAÓ úÍ
Translation:To my dear fatherAbdul Majid, my best teacher,
To my motherIsaaf, the secret of tenderness,
To my siblingsMaha, Oumayma, and Ali, my memory partners,
To my beloved wifeMayassah, the joy of my life,
To my daughterYasmin, always spreading happiness,
To Margarida Jacomeand all those who stopped waiting, and reached before us.
Acknowledgments
. 	áK
QëA¢Ë éËÆð Y Òm× úÎ« CËð èCËð , 	á
ÖÏ A ªË  H. P é <Ë Y Òm Ì'ð , Õæ
k QË  	áÔ g QË  é <Ë  Õæ.
I start by thanking God for the continuous gifts that allowedme a chance to continue
my graduate studies and an opportunity to meet all the nice people who helped me finish this
work. The art of acknowledgment,	àA	̄Qª Ë  in Arabic, is the science of ethics that appreciates
the awareness of one’s existence. To practice it is to prove that the acquisition of knowledge
is a worthwhile journey. For that, I would like to extend my sincere appreciation to all those
who contributed to this work with the hope that they would excuse me if I forgot to name
them or did not address them with appropriate grace.
I will always be in debt for my adviser, Adnan Aziz, due to the guidance and support
he offered me for the last four years. Adnan’s elegant and accur te approach to formalisms
guided the development of my logical reasoning. This shortened the learning curve for me
and helped me acquire all that I know about verification. His encouragement and the enthu-
siasm he showed for my initiatives helped me gain the confidence necessary to challenge
traditional approaches and pursue my own ideas. I hope my graduation from UT becomes
an additional reason for me to keep in contact with Adnan since I can not imagine I will be
able to find an equal guidance.
I am full of gratitude to Sarfraz Khurshid who opened the doorf software verifica-
tion for me. Sarfraz gave me suggestions on how to extend the origin f this work to what
it is now and helped me with countless discussions and insights.
v
I would like to thank Jason Baumgartner for his mentorship all along this effort.
He was always available for intelligent discussions and always ready with valuable insight
across the different phases of this work. I was fortunate to meet and attend to Jacob Abra-
ham’s advice when I first joined the University of Texas at Austin. His wisdom was in-
strumental and helped me focus early on the direction I wanted to take. I owe Vladimir
Lifschitz the art of presenting math and mathematical proofs in front of an audience. In
his brilliant teaching methods, he tutored and listened to us while we acquired his rigorous
mathematical tongue on logic.
Margarida Jacome was an inspiration to all of us for what a sincere scholar and
a devoted researcher she was. Despite her terminal cancer, she cared for the future and
success of her students to the last minute. Margarida was helpful in every way a professor
and a friend can be. I was honored to meet her and be her studentand I feel great sadness
that she left us early. I hope the dedication of this work to her m mory does some justice
to her invaluable contribution and I find some comfort in thatI was privileged to co-author
with her one of her last contributions.
I must offer special thanks to all the good people who make theUniversity of Texas
at Austin Computer Engineering graduate program work, especially Mellanie Gullick who
spares no effort in helping a student feel at home. UT is definit ly the place to be for a
graduate student and one is privileged to spend his graduateye rs amongst its ranks.
Many thanks to my managers at IBM, especially David Schrader, Sue Beck and
Sam Robertson who supported me throughout the last four years and approved the funding
of my studies through the Degree Work and Study Program at IBM. I would like also to
extend many thanks to my friends and colleagues in my IBM teamWolfgang Roesner,
Jason Baumgartner, Viresh Paruthi, Geert Janssen, Jessie Xu, Mark Williams, Hari Mony,
Robert Kanzelman, Stephen Bergman, John Krauss, Robert Shadowen, Zoltan Hidvegi,
Matyäs Sustik, and Ali El-Zein for their contributions to the verification framework used to
conduct the experiments of this work and their support of my education goals.
vi
A word of appreciation is due to the researchers who contributed to the related work
referenced in the bibliography of this dissertation. Daniel Jackson, Emina Torlak and the
Alloy team at MIT were very kind to provide their insight. I thank Edmund Clark, Daniel
Kroening, and the CBMC team as well as Rajish Gupta, Sumit Gupta, Nikil Dutt, Alex
Nicolau and the SPARK team for releasing their tools.
My father, Abdul-Majid, and my mother, Isaaf, deserve most of the credit for not
giving up on my return to academic ranks from industry while Ioften lost hope to act on
the delayed dream. It would not have been possible to conceive the restart of my journey
towards a Doctorate of Philosophy without their constant encouragement. They instilled the
academic tradition in me, my sisters Maha and Oumayma, and mybrother Ali, by offering
us practical examples on how to hold the exchange of knowledge as the focal value in one’s
life. Along with my sisters and brother they were indispensable to the success of this work.
I also extend my thanks to my in-laws, Basil, Yasmin, Zahra, Hssan, and Farah for their
prayers and support.
Very essential to the success of my return to academy ranks were my friends; in
particular Ali El-Zein, Hussein Sharafeddine, Rabih Zbib,and Amal Rahmeh. I owe them
all for their friendship and help and all the time they spent discussing ideas with me.
Being a part-time PhD student and a full-time working fatheris an adventure that
pushes a man to his creativity and production limits. The fact that this experience was
actually smooth and enjoyable was due to the sacrifices, the insistence, and the high morale
of my beloved wife Mayassah. She created and kept a warm housewhere her smiles and
tenderness melted all my frustrations and where her enthusiasm and faith in me turned my
frequent impatience into motivation and energy. My endlessthanks will not be enough for
the precious time she made for me while caring for me and for our da ghter Yasmin.
FADI A. ZARAKET
vii
The University of Texas at Austin
December 2007
viii
Program Analysis with Boolean Logic Solvers
Publication No.
Fadi A. Zaraket, Ph.D.
The University of Texas at Austin, 2007
Supervisor: Adnan Aziz
Modern computation systems are very complex. As a result they ar very challenging to
reason about and validate. Validation techniques based on dynamic analysis—testing— are
time consuming and offer no guarantees of correctness. Researchers have proposed static
verification techniques which require no testing and are complete. Existing static verifica-
tion techniques that are based on satisfiability of Boolean formulas in conjunctive normal
form validate designs by forcing bounds on the range of variables of a design. Their pri-
mary drawback is that they are limited to designs of relatively low complexity. They trans-
late a design expressed in an imperative or a declarative high-level description language
to a Boolean formula. There are three limiting aspects of translating high-level designs
to conjunctive normal form. (1.) A small increase in the bound on variable ranges can
cause a large increase in the size of the translated formula.For example, for an undirected
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seven-node tree the translation produced one million variables and five million clauses. (2.)
Boolean satisfiability solvers are restricted to using optimizations that apply at the level of
conjunctive normal form formulas. Finally, (3.) the Boolean formulas often need to be
regenerated with higher bounds to ensure the correctness ofthe translation.
This dissertation proposes the use of sequential circuits,Boolean formulas with
memory elements and hierarchical structures, and sequential circuit solvers to validate high-
level designs. (1.) Sequential circuits are much more succinct than the pure combinational
conjunctive normal form formulas and preserve the high-level structure of the design. (2.)
Encoding the problem as a sequential circuit enables the useof a number of powerful auto-
mated analysis techniques that have no counterparts for conjunctive normal form formulas.
This dissertation applies sequential analysis to both declarative and imperative designs. The
results show that it can validate designs with bounds that are orders of magnitude larger than
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As computing systems and their applications steadily grow in complexity and size, design-
ing such systems manually becomes more and more error-prone. Bugs and critical errors
become extremely expensive to fix or compensate if discovered in late stages of the design
cycle or even after shipping. A report by the National Institute of Standards and Technol-
ogy (NIST) estimates that software failures cost the US economy about $60 billions every
year [1]. Empirically, the effort spent on verifying computing systems constitutes half of
the time spent in the design cycle of such systems [2, 3]. Interes in automating validation
techniques are thus important to reduce the expense of design bugs.
The question of what is considered a bug or a design flaw comes to mind. The
design cycle starts with specifications that describe the functionality and the behavior of
a system. These specifications are quantitatively capturedwith a high-level description
language. The implementation and design of the system is imple ented usually in another
high-level description language. The design and implementation pass through many steps
of automatic and manual synthesis and optimizations to end in an executable program in the
case of software or a silicon chip in the case of hardware. A certain behavior of a system is
considered a bug or a flaw in the design if it does not match the specifications.







Figure 1.1: Logical system outline.
and perform many of the translation steps from the high-level descriptions to the end prod-
uct. They check the correctness of the design by checking whether the specifications hold
as properties of the design. They also check the correctnessof the translation steps to gain
confidence that the input and the output of a compiler are, forexample, functionally equiv-
alent.
1.1 Logics and languages
High-level description languages are part of logical system (we will refer to them simply
as logics). Logic was the subject of study of Church, Tarski,Gödel, Hilbert and others in
the early 1900’s. The infrastructure of their work was laid down by Russell and Frege who
built formal systems in which to develop mathematics. This work in turn built on the work
of Cantor on set theory and that of Boole, Pierce, and Schröder and others on logic [4].
A language as shown in Figure 1.1 consists of a grammar that formally defines a set
of symbols as its alphabet and a set of rules to form the stringor terms and the well formed
sentences in the language.
The meaning of the language is defined in its semantics. The semantics is a system
of interpretation that assigns a meaning to every term in thelanguage. The semantics and
the grammar formally define a language. Languages are the basic topic of study in the
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branch of logic known as model theory. The key concept in an interpretation system is the
logical consequence and is often denoted as|=.
A logic is a language with a system of deduction for its grammar [5]. Some formulas
of the logic are designated as axioms and deduction rules areset up to allow syntactic moves
from one formula to the other. A grammar and a deduction system form a calculus and this
is the basic topic of study in the branch of logic called prooftheory [6]. The key concept in
a deduction system is deducibility and is often denoted with⊢.
A logic is said to be sound if⊢⊆|=, or all statements that can be proved with de-
duction rules are semantically true. If|=⊆⊢ then it is called complete, or all statements that
are semantically true can be proved with deduction rules. Gödel’s theorem of completeness
proves that the pure first order logic of predicates is in factsound and complete.
In this dissertation we limit our attention to the semantical analysis of logics rather
than the proof theory analysis.
1.2 Dynamic analysis
The prevalent traditional approach to verification is through testing and simulation. The
design is tested against a reference model that captures itsbehavior and presented with sets
of concrete inputs that are generated either randomly or with directed methods. Thus they
are referred to as dynamic analysis techniques. The use of dynamic techniques requires the
creation of a set of concrete inputs that is large enough to exp se design problems. It also
requires the determination of the correct behavior of the system subject to these inputs, so
that it can compare the expected behavior against the actualbeh vior of the system.
Random dynamic analysis techniques generate concrete inputs and apply them as
valuations for the free parameters of a system and monitor the be avior of the system under
test [7, 8]. Directed test generation techniques make use ofveral heuristics to guide the
concrete input generation. Constraint based test generation uses known restrictions to the
parameters of a system to avoid generating illegal inputs. Coverage based test generation
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makes use of previous concrete inputs that were applied to the system and tries to gener-
ate concrete inputs that excite different behaviors of the system, thus resulting in higher
coverage.
Other forms of dynamic analysis make use of predetermined test cases in the form
of regression suites. A regression suite is a collection of test cases that capture a history
of interesting cases as well as discovered and fixed flaws. Each test case is associated with
a golden model that represents the desired behavior of the syst m. A system is checked
against its regression suite whenever a significant change is applied to it in the hope of
preserving robustness.
In short, dynamic techniques are scalable and can be appliedto systems of any size.
However, they consume lots of time, and are incomplete and unable to prove the absence of
errors since they explore only some of the possible behaviors and scenarios of a computing
system [4].
1.2.1 Static analysis
Static analysis, also referred to as formal verification, refers to the use of rigorous math-
ematical techniques to analyze the description and prove the correctness of computing
systems. These techniques perform an exhaustive exploration of all possible behaviors
of a system and check for its correctness. Static verification techniques fall under either
(1.) automatic algorithmic verification techniques or (2.)deductive reasoning techniques
also known as theorem proving. In this dissertation we present novel algorithms and tech-
niques that improve automatic verification techniques.
Static verification techniques check whether certain properties or specifications hold
for the description of a design. They require the users to provide formal descriptions of the
design, its specifications and its properties. They suffer from the well knownstate explosion
problem. They usually require exponential resources with respect to the size of the design.
For example, symbolic reachability algorithms address a PSPACE-complete problem and
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are limited to designs with less than a thousand memory elements despite all advances
in recent technologies [9]. Other techniques such as induction [10] and bounded model
checking (BMC) [11] solve a simpler NP-complete problem, and thus are applicable to
larger designs, however, they often return inconclusive results.
Other techniques that address the complexity problem are bas d either on small
model restricted languages [12] or on abstraction [13]. Most of the abstraction techniques
require dedicated manual effort or happen at the low level Boolean representation of the de-
sign where many high level design insights are lost [14]. Other echniques such as predicate
abstraction [15, 16, 17] use semantic hints and structural heuristics and can be automated.
These techniques are prominently used in the industry to complete proofs as well
as to detect design bugs. However, due to their incompleteness, the designer or verifica-
tion engineer still has to decide how much more resources to invest before gaining enough
confidence in the correctness of the design.
1.3 Model checkers
Model checkers constitute a particular class of automatic static verification techniques that
explore a combinational space looking for a model that satisfies a property of a design.
Static verification techniques based on model checking are embedded in many design tools
that are gaining prominence in the last few years. The Alloy Analyzer [18, 19], UCLID [20],
MONA [21], VIS [22], Metropolis [23], SMV [9], SixthSense [24], and CBMC [25] are
examples of such tools that allow expressing designs formally, as well as checking their
correctness to detect crucial flaws that, if not corrected, could lead to failures.
1.3.1 Alloy Analyzer
The Alloy tool set allows the user to formulate his designs inthe Alloy language, which is a
declarative first-order logic with transitive closure based on relations. The Alloy Analyzer
takes the Alloy formula and a bound called scope, a limit on the universe of discourse, and
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produces a propositional formula inconjunctive normal form (CNF)that is satisfiable if
and only if the Alloy formula has a model within the given scope. The Alloy Analyzer then
calls an off-the-shelfsatisfiability (SAT) solver[26, 27, 28] to solve the CNF formula.
1.3.2 UCLID
The UCLID checker is a term-level bounded model checker. It takes designs expressed in
Standard ML (SML), which allows a limited form of quantification with integer, Boolean
and functional variables. It uses SAT solvers [26, 28], binary decision diagrams (BDD) [29],
and a set of abstraction techniques [30] to check the designs. It can handle theories of
uninterpreted functions, equality and integer linear arithmetic.
1.3.3 MONA
The name MONA comes from the monadic second order logic theory. In MONA, the
user expresses things like parse tree constraints, temporal pr perties of reactive systems,
or search patterns in the weak second-order theory of one or two successors (WS1S). The
MONA tool translates the formulas to finite state automata using BDDs and then analyzes
the automata to either prove the claimed properties or provide a counter-example [21].
1.3.4 CBMC
CBMC [25] is a bounded model checker for imperative ANSI-C programs that checks for
properties such as pointer safety and within-bound array access as well as user assert state-
ments. Given an ANSI-C program and a bound on the range of variables therein, CBMC
computes a Boolean formula that asserts the desired properties in the program. It does that
by unwinding the transitions and states of a complex state machine that describes the pro-
gram and its properties into a Boolean formula in CNF and checks the formula using a SAT
procedure [27, 31, 32] to look for a counter-example.
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These tools take as input a high-level formal description ofthe design and its prop-
erties and synthesize the problem into either a finite automat n or a Boolean satisfiability
problem and then try to solve the problem with back-end Boolean solvers such as BDD
based symbolic solvers or SAT solvers. During this process,many high-level design aspects
that can be instrumental in verification, such as hierarchical boundaries, internal semantical
equivalences, and implicative invariants, are lost.
1.4 Limitations of direct translations to SAT
While recent advances in SAT have enabled tools like the Alloy Analyzer and CBMC to
check designs of real systems, these designs often need to bepartial, leaving out important
functionality aspects of the systems, to enable the analysis to complete. Moreover, the
analysis is typically bound to relatively small limits, e.g., fewer than 10 entities in a file
system with the Alloy Analyzer.
There are three limiting aspects of translating high-leveldesigns to SAT.
Disadvantage 1The translation to CNF depends on the bounds; a small increase in the
bound on variable ranges can cause a large increase in the size of the translated CNF
formula due to unwinding loop and recursion structures in programs, or eliminating
quantifiers and unrolling transitive closure in declarative logics, for example, for an
undirected seven-node tree the translation from Alloy to CNF generates a formula
with over one million variables and five million clauses.
Disadvantage 2The SAT solver is restricted to using optimizations, such assymmetry
breaking [33] and observability don’t cares (ODC) [34], that apply at the level of
CNF formulas. However these optimizations usually aim at increasing the speed
of the solver and often result in larger formulas as they add litera s and clauses to
the CNF formula to encode symmetry and ODC optimizations [35]. Often times
when the analyzer successfully generates a large CNF formula, the underlying solver
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requires intractable resources.
Disadvantage 3Often times the CNF formula generated needs to be regenerated wi h
higher bounds in case the unwinding bounds were not large enough for the loops
to complete as is the case with CBMC. Note that multiple bounds exist and they need
not be all increased during one iteration.
To extend the applicability of static analysis to a wider class of designs and pro-
grams as well as to check more sophisticated properties and gi more confidence in the
results, we need to scale the analysis to significantly larger bounds; limits on the range of
design and program variables.
1.5 Advantages of sequential encoding
This dissertation addresses the complexity of the verification problem by developing anal-
ysis techniques that make use of high-level design structure and leverage their power in
Boolean solvers.
The limitations of the CNF encoding motivated us to develop new algorithms to
encode logics and programs into sequential circuits and decide them using a sequential
circuit solver.
We formally define sequential circuits in Section 2.3; for now a sequential circuit
can be viewed as a restricted C++ program, specifically a multi-threaded program in which
all variables are either integers, whose range is statically bounded, or Boolean-valued, and
dynamic allocation is forbidden [36].
Given a design with a property and a bound, we automatically derive a sequential
circuit and a Boolean variable therein that serves as aninvariant, i.e., the variable is stuck
to true if and only if the property of the design is valid within the bound.
There are two key advantages to compiling designs into sequential circuits rather
than CNF formulas:
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Advantage 1 Sequential encodings are much more succinct than pure combinational SAT
formulas. In cases, SAT encoding algorithms produce a data structure that uses sev-
eral orders of magnitude more memory to represent.
Advantage 2 Casting the decision problem for a property of a design as an invariant check
on a sequential circuit allows us to make use of a number of powerful automated
analysis techniques that we discussed in Section 2.4 and that have no counterpart in
CNF analysis.
Intuitively, Advantage 1 holds because sequential circuits are imperative and state-
holding while CNF formulas are declarative and state-free.For example, sequential circuits
can naturally represent the execution of quantifiers and sequential loops without the need
for unrolling them. Moreover, sequential circuits can store and reuse intermediate results in
local variables.
We justify Advantage 2 in Section 2.4 and give examples illustrating some auto-
matic analysis techniques that apply to sequential circuits.
We use SixthSense, a tool developed at IBM, to automaticallyheck invariants in
sequential circuits. SixthSense reads designs expressed in the very high speed integrated
circuit hardware description language (VHDL) [37] as well as several other sequential cir-
cuit description languages. Sequential circuits, described as restricted C++ programs in the
preceding paragraph, can be efficiently translated into VHDL using inlining [38, 36].
SixthSense is built upon a transformation-based verification (TBV) [39] framework
that encompasses reduction and abstraction techniques such a retiming [39], redundancy
removal [40, 41, 42, 43], logic rewriting [44], interpolation [45], and localization [46].
It operates on sequential circuits; Boolean netlists with memory elements, and iteratively
and synergistically calls numerous transformation and abstr ction algorithms. These algo-
rithms simplify and decompose complex problems until they bcome tractable for decision
techniques such as bounded model checking, circuit SAT solving, target enlargement, and
semi-formal search [47, 26, 48, 49, 24].
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1.6 Contributions
This dissertation presents SERA and SEBAC, two novel algorithms to encode designs ex-
pressed in first order relational logic and the C programminglanguage respectively into
sequential circuits. Then we apply TBV to check the properties herein.
1.6.1 Sequential encoding for declarative program analysi
SERA [50] compiles an Alloy relational logic formula for a given scope to a sequential
circuit. Our experiments show that SERA, used in conjunctiowith a sequential circuit
analyzer, can check formulas for scopes that are an order of magnitude higher than those
feasible with the Alloy Analyzer. SERA also exploits high-level insight from the Alloy
formula to reduce the number of variables needed in the sequential circuit and to embed
invariants as implicative structures where it is easy for the back end tool, SixthSense, to
detect them.
1.6.2 Sequential encoding for imperative program analysis
We enabled a software static analysis flow from SPARK [51], a fully automated hardware
high-level synthesis tool that translates C programs to sequential circuits. SPARK has not
been used for verification purposes before. Sequential encodi g for bounded ANSI-C pro-
grams (SEBAC) automatically encodes an ANSI-C program witha bound on the ranges
of its variables into a sequential circuit with an invarianttherein. The SEBAC encoding is
more efficient for verification purposes than the SPARK encoding as the latter targets opti-
mizations such as time multiplexing and circuit area reduction on the expense of increasing
the number of variables in the circuit.
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1.6.3 Experimental evaluation of TBV for program analysis
We evaluate TBV analysis of Alloy designs and C programs. We compare SERA coupled
with a TBV solver against the Alloy Analyzer coupled with SAT. We also compare SPARK
and SEBAC coupled with a TBV solver against CBMC coupled withSAT.
1.7 Summary and Organization
In this dissertation we present novel static analysis techniques for verifying declarative
relational designs and imperative programs. We introduce the use of sequential circuits
instead of pure combinational Boolean formulas to encode bounded ANSI-C programs and
Alloy designs and thus we enable the use of sequential solvers with reduction potentials
that have no counterparts in combinational solvers.
As our results show, sequential analysis techniques scale to bounds that are orders
of magnitude higher than those achievable with CNF and SAT techniques.
The rest of this dissertation is structured as follows. Chapter 2 is a review of basic
definitions and concepts related to Boolean formulas, sequential circuits, SAT, and TBV.
SERA is introduced, formalized, and evaluated in Chapter 3.SEBAC is introduced, for-
malized, and evaluated in Chapter 4. Finally, Chapter 5 discusses the contributions of this
dissertation and suggests extensions and future work.
SERA was presented in the International Conference on Software Engineering 2007
in Minneapolis MN, and SEBAC will appear in the Automated Software Engineering Con-
ference 2007 in Atlanta GA.
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Chapter 2
Basic Concepts and Definitions
In this chapter we introduce key concepts such as CNF Booleanformulas, SAT solvers,
sequential circuits, and TBV solvers. Boolean functions expr ss a class of problems with
a certain expressiveness and difficulty [52]. They may be represented in different ways
such as formulas, netlists, circuits, or truth tables, but they all share the same underlying
semantics:
• the domainB = {true, false}
• a finite set of variablesV of typeB
• avaluationwhich assigns a value fromB to each of the variables inV.
Definition 1 (Boolean function). A Boolean functionis a mappingf : Bn 7→ B wheren is
the number of variables inV.
Definition 2 (Valuation). A valuation is a mappingσ : V 7→ B which assigns eachx ∈ V
to true or false.
Definition 3 (Validity, Satisfiability). A Boolean function is calledvalid if it results in true
for all valuations. The function is calledsatisfiableif there exists at least one valuation
which results in the value true.
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Definition 4 (Boolean formula). Given the set of atomic formulasxi ∈ V, the set of unary
operators{¬, . . .}, and the set of binary operators{∧,∨, . . .}, Boolean formulasare induc-
tively defined as follows.
1. All atomic formulas are formulas.
2. If Φ is a formulas then◦Φ is a formula where◦ is a unary operator.
3. If Φ andΨ are formulas thenΦ ◦ Ψ is a formula where◦ is a binary operator.
Nothing else is a formula except as required by conditions 1—3 above.
The semantics of the operators are defined as usual in the formo t uth tables where
¬,∧,∨ describe negation, conjunction and disjunction respectivly. Other symbols such as
true, false, =⇒ (implies),⊕(xor), . . . will be used to express their usual meaning keeping
in mind they are abbreviations that can expressed in terms ofthe logically complete set
{¬,∧}.
2.1 CNF
A Boolean formula is said to be in CNF when it is a conjunction of CNF clauses where
a CNF clause is a disjunction of literals. It is similar to thecanonical product of sums
form [53, Chapter 4]. Next, we formally define literals, clauses, and CNF formulas.
Definition 5 (Literal). A literal is an expression of the formx or ¬x wherex ∈ V.
Definition 6 (CNF Clause). A CNF clauseis a finite expression of the forml1∨ l2∨ . . .∨ ln
where eachli is a literal.
Definition 7 (CNF form). A formula is in conjunctive normal formif it was of the form
C1 ∧ C2 ∧ . . . ∧ Cn where eachCi is a CNF clause.
In short a CNF formula is a Boolean formula with two levels of lgical hierarchy




j=1 lij wheren is the number of clauses,mi is the
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number of variables in clausei, andlij is a literal expressing either the variable indexed by
j in clausei or its negation.
We list the following property of CNF [54].
Corollary 1. Every Boolean formulaΦ can be mapped to a formula in CNF formΨ in
linear time such thatΦ is satisfiable iffΨ is satisfiable.
2.2 SAT
Definition 8 (Decision procedure). We write |=L (6|=L)Φ to mean thatΦ is valid (invalid)
in logic L. A decision procedured for logic L is a total function from formulas inL to
B that has the properties of soundness,d(Φ) = true impliesL |= Φ, and completeness
L |= f impliesd(f) = true.
A Boolean formulaΦ is said to be satisfiable if there is a valuationσ to its Boolean
variables such that the formula evaluates to true whenσ is substituted into the variables of
Φ. A Boolean formula is valid if it is true for all its possible valuations. Consequently a
Boolean formula is unsatisfiable if and only if its negation is valid. A Boolean formula is
thus called satisfiable if a decision procedured(Φ) returns true. The satisfiability problem
(SAT) of a Boolean formulaΦ is to determine a satisfying assignment forΦ. This is an
NP-complete problem and many techniques and solvers address it with heuristics that can
find satisfying assignments fast when they exist [26, 27, 28].
2.3 Sequential circuits





(V,E) represents a directed graph on verticesV and edgesE ⊆ V ×V whereE is a totally
ordered relation. The functionG : V 7→ types maps vertices totypes. There are three
disjoint types:primary inputs, bit-registers(which we often simply refer to asregisters),
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and logicalgates. Registers have designatedinitial values, as well asnext-state functions.
Gates describe logical functions such as the conjunction ordisjunction of other vertices. A
subsetO of V is specified as theprimary outputsof V . We will denote the set of primary
input variables byI, and the set of bit-register variables byR.
Definition 10 (Fanins). We define the directfanins of a gateu to be{v : (v, u) ∈ E} the
set of source vertices connected tou in E. We call thesupportof u {v : (v ∈ I ∨ v ∈
R) ∧ (v, u) ∈ ∗E} all source vertices inR or I that are connected tou with ∗E, the
transitive closure ofE.
For ease of exposition, we restrict gates to have 2 fanins, and compute the NAND
function; since NAND is functionally complete, this is not alimitation. For the sequential
circuit to be syntactically well-formed, vertices inI should have no fanins, vertices inR
should have 2 fanins (the next-state function and the initial-value function of that register),
gates should have two fanins, and every cycle in the sequential circuit should contain at
least one vertex fromR. The initial-value functions ofR shall have no registers in their
support. All sequential circuits we consider will be well-formed.
2.3.1 Semantics of sequential circuits
Definition 11 (State). A stateis a Boolean valuation to vertices inR.
Definition 12 (Trace). A trace is a mappingt : V × N 7→ B that assigns a valuation to all
vertices inV across timestepsdenoted as indexes fromN. The mapping must be consistent
with E andG as follows. Termuj denotes the source vertex of thej-th incoming edge to
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siv : v ∈ I with sampled values
i
v
t(u2, i − 1) : v ∈ R, i > 0, u2 := next-state ofv
t(u1(v), 0) : v ∈ R, i = 0, u1 := initial-state ofv
Gv
(
t(u1, i), ..., t(un, i)
)
: v is a combinational gate with functionGv
The semantics of a sequential circuit are defined with respect to semantical traces.
Given an input valuation sequence and an initial state, the resulting trace is a sequence of
Boolean valuations to all vertices inV which is consistent with the Boolean functions at
the gates. We will refer to the transition from one valuationt the next as astep. A node in
the circuit is justifiable if there is an input sequence whichwhen applied to an initial state
will result in that node taking value true. A node in the circut is valid if its negation is not
justifiable. We will refer to targets and invariants in the circu t; these are simply vertices in
the circuit whose justifiability and validity is of interestrespectively.
2.3.2 Comparison with finite state machines
A sequential circuit can naturally be associated with a finite state machine (FSM), which is
a graph on the states. However, the circuit is very differentfrom its FSM; among other dif-
ferences, it is exponentially more succinct in almost all cases of interest [55]. Figure 2.1(a)
shows a 2-bit write enabled buffer which uses a multiplexer enabled bywen to update its
register bitsr with values in inputsi whenwen is 1 and retains its state otherwise. It also
shows the corresponding FSM with no labels on transitions for clarity of exposition pur-
poses. Figure 2.1(b) shows a 3-bit version of the same circuit with the corresponding FSM.
Only the arcs corresponding to state000 are shown for clarity of exposition.
16
000
(b) 3−bits write enabled buffer
















Figure 2.1: Sequential circuits and FSMs with no labels on tra sitions and omitted transi-
tions for the FSM in (b) for clarity.
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2.3.3 Illustrating sequential circuits with C++ classes
An alternative way to understand a sequential circuit is to think of it as a set of commu-
nicating and concurrent threads. A sequential circuit is easily understood as a C++ object
with Boolean variables describing its states and member functions describing its output and
computation.




5 void initialState( Boolean inputs[]);
6 void nextState( Boolean inputs[]);
7 Boolean outputFunction(Boolean inputs[]);
8







The classSequentialCircuit has a set of register variables that describe its state
along with thedone variable that denotes the completion of the computation. Italso accepts
primary input variables as parameters to its functions.
The initialState function assigns the initial state of the sequential circuit by
assigning values to its register variables that are restricted to be combinational functions of
the inputs . ThenextState function updates the state of the sequential circuit by assign-
ing values to the register variables that are combinationalfunctions of theinputs and the
registerVariables themselves. ThenextState function performs the computational
function of the sequential circuit and assignsdone to a true value once it completes the
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Table 2.1: TBV algorithms used in the experiments of this disertation.
COM merges functionally equivalent logical gates using low complexity analy-
sis [56]. COM only uses combinational analysis and hence solve NP-
complete subproblems
EQV makes intelligent guesses on sequential equivalency [42] and performs
computationally expensive checks (PSPACE-complete problems) that al-
low significant merging of logic when they pass. It also exploits structural
symmetry detection.
RET reduces the number of registers by shifting them across combinational
gates [39].
BMC performs an exhaustive BDD or SAT based analysis within a given limit on
space or time resources [47].
CMSA performs compositional minimization [57] by isolating components in the
sequential circuit and detecting equivalent states withint e component.
BIG replaces a target by a re-encoding, i.e., a set of states which will hit that
target withink time steps [24].
LOC is a localization basedabstractionand refinement engine. It overapprox-
imates the target by replacing the gates on a boundary with primary in-
puts [24].
CUT replaces a set of gates with a simpler yet equivalent sequential circuit; re-
duces input count via defining inputs as functions of each other [24].
SCH conducts a semi-formal search for a target using a hybrid appro ch of ran-
dom simulation, symbolic simulation, and induction [48, 56].
computation. TheoutputFunction returns the result of the computation. Note that a
sequential circuit may have more than one output function where some of these functions
denote the validity of the output. The functionexecuteCircuit calls theinitialState
function to initialize it and then callingnextState to perform the computation. It then
returns the output of the computation via calling theoutputFunction . The while in
executeCircuit models time where each iteration is a step.
2.4 Transformation-based verification
The concept of TBV has been proposed to apply various transformation techniques and al-
gorithms iteratively to simplify and reduce a large probleminto sufficiently small problems
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that may be discharged easier. TBV applies simplification and reduction techniques itera-
tively on a sequential circuit to reduce the verification complexity by reducing the number
of logical operations, register variables, and inputs in the circuit. Then it attempts to solve
the problem via decision techniques such as bounded model checkers, circuit SAT solvers,
or semi-formal searches. The decision techniques aim to finda satisfying trace that is an
assignment to the initial value functions of the register variables and a sequence of input
valuations that result in asserting the output function to arue value at the last step of the
trace.
There is an arsenal of techniques for automatically optimizing sequential circuits;
examples include variable minimization via retiming [39],common subexpression extrac-
tion [58], and exploiting reduced observability and controllability at internal components [59,
60]. In Table 2.1, we briefly describe various transforms andcomment on their efficiency.
We discuss two techniques that were particularly useful in our experiments.
2.4.1 Abstraction
Consider the verification of library codeL which uses a sophisticated memory allocator for
performance.
Let the libraryL∗ be L with L’s allocator abstracted to a simpler allocator that
nondeterministically selects a block from the set of free blocks. Since the simpler allocator
uses nondeterminism, if an invariant holds ofL∗, it holds ofL. The simpler allocator inL∗
makes invariant verification onL∗ easier than it is onL.
While there exist efficient algorithms for automatically identifying components for
abstraction in sequential circuits [61, 24], abstraction fr CNF formulas is much harder.
This is because there is no structure in a CNF formula to guidethe abstraction algorithm—
the clauses are unordered. Work to extract some structure from CNF formula [62] is less
valuable when the original design is present.
Note that an invariant may fail onL∗, but hold ofL, e.g.,L’s code makes use of
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details from the implementation of the allocator beyond those exported from the abstract
interface. The localization based abstraction (LOC) in Table 2.1 will automatically identify
a negative as false, and roll back the abstraction [61, 24].
2.4.2 Compositional minimization
Consider the verification of a spanning tree algorithmT which uses a balanced search tree
(BST) to manipulate sets.
With respect to its abstract interface, a BST implementation of sets is functionally
equivalent to a list implementation of sets. Let spanning tree algorithmT ′ beT with sets
implemented using lists. Because a BST is more complex than alist, verification ofT ′ is
easier than verification ofT . Since the list and BST representations of sets are equivalent
with respect to their abstract interface, an invariant holds fT iff it holds of T ′.
There exist several techniques for automatically identifyi g components and min-
imizing them in sequential circuits [42, 43] including CMSA[57] from Table 2.1. These
techniques are based on the notion of equivalent states [63]. Analogous techniques do not
exist for CNF formulas, as there is no notion of state.
2.4.3 TBV flow
In Figure 2.2 we show a sample iterative TBV flow. The netlistRING is presented with
1.2 × 105 registers and2 × 104 inputs and reduced to4, 598 registers and8, 453 inputs
before passing it to SCH which happens to find a counter-example. The TBV flow starts
with a redundancy removal transform (COM-1), then retiming(RET) is applied. The com-
positional minimization transform (CMSA-1) re-encodes components in the netlist and the
result is passed to another redundancy removal pass (EQV-1)to leverage the synergy be-
tween the two algorithms. The input reparamatrization transform (CUT) further reduces the
netlist and passes it to CMSA, COM, and EQV again. Then the netlist is passed to SCH





















|R| = 1.2 × 105;|I| = 2 × 104
Figure 2.2: Typical TBV transform flow.
SCH finds a counter-example for the netlist presented to it with only4, 598 registers
and8, 453 inputs in the form of a tracet8. SCH passes the tracet8 to the calling transform
which is responsible for undoing the effects of its transformation on the This process is
called trace lifting and it propagates the trace from one transform to the other until we reach
the root transform where the tracet1 matches the input netlist provided by the user.
Finding well-tuned transform flows is not a trivial task. First there are infinitely
many flows to consider. Second, many transforms, such as localization (LOC), are irre-
versible and thus backtracking is needed. Also, it is difficult to measure the effectiveness of
a given transformation. Design size metrics such as the number of inputs, registers and gates
are generally good metrics but may be misleading at times since, for example, a transforma-
tion may decrease one metric but increase another. Techniques based on a large set of rules
that leverage synergy amongst algorithms and that is also baed on recorded and evaluated
flow sequences automates the process of finding successful flows of transforms [24].
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Chapter 3
Sequential Encoding for Declarative
Programs
3.1 The Alloy Analyzer
The last few years have seen a new generation of design tools that allow expressing designs
formally, as well as checking their correctness to detect crucial flaws that, if not corrected,
could lead to failures. The Alloy tool-set is one such designtool that is rapidly gaining
prominence [18, 19]. The user formulates his design in the Alloy language, which is a first-
order logic with transitive closure based on relations, andchecks the correctness properties
using the Alloy Analyzer.
The Alloy tool-set has been used successfully to check designs of various applica-
tions, such as Microsoft’s Common Object Modeling interface for interprocess communi-
cation [64], the Intentional Naming System for resource discovery in mobile networks [65],
and avionics systems [66], as well as designs of cancer therapy m chines [67].
The Alloy language provides a convenient notation based on path expressions and
quantifiers, which allow a succinct and intuitive formulation of a range of useful properties,
including rich structural properties of software.
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Much of Alloy’s utility, however, comes from its fully automatic analyzer, which
performs a bounded exhaustive analysis using propositional SAT solvers. Given an Alloy
formula and ascope, i.e., a bound on the universe of discourse, the analyzer translates
the Alloy formula into a CNF Boolean formula, and solves it using an off-the-shelf SAT
solver [26, 27, 28].
3.2 The case for sequential circuits
The limitations of the CNF encoding discussed in Section 1.4limit the Alloy analysis to
relatively small scopes, e.g., fewer than 10 entities in a file system. These limitations are
mainly due to the necessity to eliminate quantifiers and unroll transitive closure operators in
order to translate Alloy formulas into CNF, e.g., for an undirected graph description of a tree
bounded to seven ndoes the translation generates a formula with over 1 million variables
and 5 million clauses.
To increase Alloy’s applicability to a wider class of systems as well as to checking
more sophisticated properties of designs and gaining more cnfidence in the results, we
need to scale Alloy’s analysis to significantly larger scopes.
The limitations of the CNF encoding motivated us to develop sequential encoding
for relational analysis (SERA), an algorithm which encodesAlloy formulas as sequential
circuits and decides them using a sequential circuit solver.
Given an Alloy formula and a scope, SERA automatically derives a sequential cir-
cuit and a Boolean variable therein that serves as an invariat, i.e., the variable can be set
to true if and only if the Alloy formula is satisfiable within the scope. (For ease of exposi-
tion, we will sometimes refer to the output of SERA as a circuit, w th the invariant being
implicit.)
We use SixthSense [24, 57], a tool developed at IBM, to automatically check in-
variants on sequential circuits. SixthSense reads designsexpressed in the VHDL design
language [37]. Sequential circuits, as described in the preceding paragraph, can be effi-
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ciently translated into VHDL using inlining [38, 36].
In SERA we make the following key contributions:
1. New encoding for Alloy: We propose SERA, an algorithm that encodes an Alloy
formula and a scope as a sequential circuit. We tailor the sequential circuits in order
to reduce the number of Boolean variables, inputs and registers, needed to encode the
design and its specifications.
2. Relational analysis: Our encodings enable the use of sequential circuit verification
including many powerful reduction techniques for relational model checking.
The rest of this chapter is structured as follows. We first visi an illustrative Alloy
example in Section 3.3. Section 3.4 presents a formalization of Alloy and describes the
Alloy Analyzer encoding. The construction of the SERA sequential circuit is presented in
Section 3.5. The encoding algorithm is described in Section3.6, its correctness is proven
in Section 3.7, and the approach is evaluated in Section 3.8.Finally, the Chapter concludes
in Section 3.9.
3.3 Alloy example
We illustrate the key Alloy constructs through an example; more details are available else-
where [18]. Consider atree, i.e., a connected, acyclic, undirected graph. There are various
equivalent ways of defining trees. We take five textbook definitio s [54], model them in
Alloy, and check their equivalence using the Alloy Analyzer.
Let G = (V,E) be an undirected graph, whereV is a set of vertices andE is a
binary relation onV . The following statements are equivalent for non-empty graphs:
1.G is a tree.
2.G is connected, but removing any edge fromE results in a disconnected graph.
3.G is connected, and|E| = |V | − 1.
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4.G is acyclic, and|E| = |V | − 1.
5.G is acyclic, but adding any edge toE results in a graph that has a cycle.
An Alloy model consists ofsignaturedeclarations that introduce basic sets and
relations, as well asformulasthat constrain them. For tree, we declare signatureV to model
vertices and binary relationE to model edges as shown on Lines 1 and 2 of the tree integrity
example code.
Tree integrity example
1 sig V { // V: vertices, E: V <-> V edges
2 E: set V }
3
4 fact UndirectedGraph { // E is symmetric
5 E = ˜E }
6
7 fact NonEmpty { // consider non empty graphs
8 #V >= 1 }
9
10 pred InCycle(v: V, c: V -> V) {
11 v in v.c or
12 some v’: v.c | v’ in v.ˆ( c - (v -> v’) - (v’ -> v))
13 }
14
15 pred Acyclic() {
16 all v: V | not InCycle(v, E)
17 }
18
19 pred Connected(c: V->V) {
20 all v1, v2 : V | v2 in v1. * c
21 }
22
23 pred Statement1() {




27 pred Statement2() {
28 // connected, removing an edge makes it disconnected
29 Connected(E) and
30 all u : V |
31 all v : u.E |
32 not Connected( E - (u->v) - (v->u))
33 }
34
35 pred Statement3() { // connected and |E| = |V| - 1
36 Connected(E) and #E = #V + #V - 2
37 }
38
39 pred Statement4() { // acyclic and |E| = |V| - 1
40 Acyclic() and #E = #V + #V - 2
41 }
42
43 pred Cyclic(c: V->V) {
44 some v : V | InCycle(v, c)
45 }
46
47 pred Statement5() {
48 // acyclic, but cyclic if any edge is added
49 Acyclic()
50 all u,v : V |
51 (u->v) not in E implies Cyclic(E + (u->v) + (v->u))
52 }
53
54 assert EquivOfTreeDefns {
55 Statement1() implies Statement2()
56 Statement2() implies Statement3()
57 Statement3() implies Statement4()
58 Statement4() implies Statement5()
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59 Statement5() implies Statement1()
60 }
61
62 //final check is subject to facts being true
63 check EquivOfTreeDefns for 4
Alloy comments are prefixed with// . The keywordset makesE an arbitrary
relation. We represent an undirected edge between verticesu andw as a pair of directed
edges(u,w) and(w, u). E is a symmetric relation, which we express using the transpose
operator ‘̃ ’ on Line 5.
A fact introduces a constraint on the declared sets and relations.that must be sat-
isfied by anyinstanceof the model, i.e., any satisfying assignment of values to ses and
relations. The factNonEmpty on line 7 uses the cardinality operator# to state there is at
least one vertex. This condition is required for equivalence of Statements 1–5.
We express Statement 1 on Line 23 using apredicate, i.e., a formula that may have
free variables and can be invoked elsewhere.
The operatorand is logical conjunction; Alloy also providesor , not , => (impli-
cation), and<=> (iff). The keywordsall andsome respectively represent universal and
existential quantification;in represents subset (and membership); ‘. ’ denotes relational
product; ‘̂ ’ denotes transitive closure, and ‘* ’ denotes reflexive transitive closure. The ex-
pressionv2.ˆE on Line 12 thus denotes the set of all vertices reachable fromv2 following
edges inE, and the predicateConnected on Line 19 states that there is a path between any
two distinct vertices. The predicateInCycle on Line 10 states that a vertexv is a part of a
cycle according to an edge relationc iff there is a self-loop atv or v has some neighborv’
such that even if we remove the edge connectingv andv’ , these two vertices are still con-
nected. The operators ‘-> ’ and ‘- ’ represent pairing (more generally, Cartesian product)
and set difference, respectively.
Statements 2–5 can be defined likewise.
On Line 36 we represent the constraint|E| = |V | − 1 using the formula#E = #V
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+ #V - 2 , since each undirected edge is represented using two directed dges. On Line 54
we express the equivalence of Statements 1–5 using a chain ofimplications.
An Alloy assertion, on Line 54, introduces a formula that should be checked, in this
case whether the equivalence holds. The commandcheck , on Line 63, instructs the ana-
lyzer to find a counter-example to the given assertion using the specified scope, specifically
4.
Besidescheck , Alloy Analyzer also provides a commandrun that directly finds
instances, i.e., valuations toV andE that satisfy a given formula as well as the facts. The user
can also choose to enumerate satisfying assignments by selecting an enumerating solver
such as Berkmin [27], mChaff [26] and relsat [32].
To checkEquivOfTreeDefns , the analyzer searches for a counter-example, an
instance which satisfies the negation of the assertion whilesatisfying all the facts. If the
analyzer fails to generate a counter-example, the formula is v l d with respect to the given
scope.
For EquivOfTreeDefns , the Alloy Analyzer failed to complete its check for a
scope of7 with a time out period of 14,000 seconds. In contrast, SERA successfully
checked the assertion for a scope of32. Section 3.8.2, specifically Table 3.5, presents
detailed results, including those for other Alloy designs.
3.4 Alloy formalisms and encoding
We formally define the Alloy constructs and review the Alloy encoding.
3.4.1 Formal description of Alloy
An Alloy formula is expressed in first order over sets and relations. Alloy treats sets as
relations with arity 1 to simplify the semantics of the langua e. We show a simplified
grammar of the Alloy language and we define the correspondingsemantics.
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Definition 13. An Alloy formulaAF := R R∗ F starts with a set of relation declarations
R followed by a formulaF . A relation declarationR := V : T is an association between
a variable expressionV and a type expressionT . A type expressionT := T | T 7→
T | T =⇒ T is either a set denoted by a typeT , or a relation between two types, or a
function mapping a type to a type expression. The latter allows relations with arities higher
than 2. A formulaF := E ∈ E | ¬F | F ∧ F | ∀V : T.F | ∃V : T.F is either a
membership expressionE ∈ E, a negation¬F , a logical conjunctionF ∧ F , a universal
quantifier, or an existential quantifier. An expressionE := E+E | E&E | E.E | ∗E | V
is either a unionE +E, an intersectionE&E, a relational productE.E, a transitive closure
∗E, or a variableV . Finally a variableV := v | V [v] is either a scalar variablev or a joint
product expressionV [v].
Definition 14. An Alloy formula is said to be well formed if it respects the following type
rules. The binary operations(∈,+,&) are allowed only if the two operand subformulas are
of the same type. A quantifier(∀,∃) is allowed only if the variableV is of the typeT . A
relational productA.B with A : S1 7→ T andB : S2 7→ T is allowed only if the typesS1
andS2 are identical. A transitive closure∗E is allowed only ifE is a binary relation. A
joint operationV [v] is allowed only ifV was a function from the type ofv to another type.
The semantics of the Alloy language are expressed in terms ofinterpretationsM
with Boolean values (true and false) to Boolean Alloy subformulas, and of interpretations
X with relational values to Alloy subformulas expressing sets and relations. The functions
M andX , defining the meaning of the Alloy constructs, take as argument the constituents
of the operator, its operands and the type declarations thatform an environment for the
construct.
Definition 15. We define the semantics of the Alloy constructs with the following recursive
equalities. A membership expressiona ∈ b is a Boolean expression with a true interpre-
tation if the interpretation of its left handside operand isa ubset of the interpretation of
its right handside operand and false otherwise,Me(a ∈ b) = Xe[a] ⊆ Xe[b]. The logical
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Boolean operations can all be defined in terms of negation andco junction. The meaning is
defined recursively such thatMe(¬F ) = ¬Me(F ), andMe(F ∧G) = Me(F )∧Me(G).
A universal quantifier expression∀v : t.F is defined in terms of a multiple conjunction ofF
applied to all possible interpretations ofv in t and thusMe(∀v : t.F ) =
∧
(v∈t) Me(F ). An
existential quantifier∃v : t.F can be defined in terms of a universal quantifier and negation
but we also define it as a multiple disjunction ofF applied to all possible interpretations
of v in t and thusMe(∃v : t.F ) =
∨
(v∈t) Me(F ). The unionA + B and intersection
A & B of two relations is defined to be the union and intersection ofthe interpretations of
A andB such thatXe(A + B) = Xe(A) ∪ Xe(B) andXe(A&B) = Xe(A) ∩ Xe(B).
The relational producta.b is a navigation operator that concatenates the first column of
a to the column ofb if the second column ofa is identical to the first column ofb such
that Xe(a.b) = {(x, z).∃y.(x, y) ∈ Xe(a) ∧ (y, z) ∈ Xe(b)}. The transitive closure
∗A of a relation is the smallest transitive relation that contains A and can be defined as
Xe(∗A) = min({r : Xe(r.r) ⊆ Xe(r) ∧ Xe(A) ⊆ Xe(r)}).
We are left with the interpretation of types, variables, tuples, and constants. Simply
the interpretation of either a type or a variable is its name.A tuple is a sequence of names
and a constant is a set of tuples.
3.4.2 Alloy encoding
Logics with transitive closure operators are important as they allow the description of such
notions as the a set of nodes reachable from the variables of apr gram. However, adding
transitive closure to even simplified logics make them undecidable. Rabin in [68] showed
that monadic second-order theory of trees is decidable, however, if we go beyond trees,
undecidability comes immediately [69].
Unfortunately, the Alloy first order logic with transitive closure is not decidable [70].
Alloy Analyzer takes scopes that are bounds on the universe of the declarations in the for-
mula and checks the given formula for all its possible interpr tations up to the given bound.
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assert Equiv{ . . . }
. . .
check Equiv for 3
Figure 3.1: Architecture of the Alloy Analyzer.
As shown in Figure 3.1, Alloy Analyzer parses an Alloy formula into an abstract syntax
tree (AST) where the nodes are the Alloy constructs described in Section 3.4.1. Then Al-
loy Analyzer uses the scope to translate the Alloy formula into a Boolean CNF formula as
follows.
Alloy Analyzer encodes the problem of checking the validityof an Alloy formula
within a given scope into a CNF satisfiability problem; it then calls an off-the-shelf SAT
solver to decide the problem [70].
An Alloy relation T is encoded into a bit matrixT . If T relates thei-th object of
typeA to thej-th object of typeB, thenT is formed such that thei andj-th entry of its
projection overA andB is set to true, i.e.,TA,B(i, j) = 1. The scope limits the range of
indices, and thus the matrix is finite.
Membership of a tuple in a relation〈v1, v2〉 ∈ T is encoded by indexing into the
relation with the appropriate indexesTt:v1,t:v2(v1, v2). A subset checkR ⊆ T is conse-
quently a conjunction of membership checks
∧
〈v1,v2〉∈R
Tt:v1,t:v2(v1, v2). Alloy Analyzer
introduces fresh matrices (additional variables) and forces constraints to encode operators.
32













(i, j) = ¬A(i, j). The






k A(i, k) ∧ B(k, j). Transitive closure is encoded as an expansion of the
relational product over union up to the scope and thus the corresponding constraints are
(∗A)(i, j) = A(i, j) ∨ (A.A)(i, j) ∨ . . . ∨ Ak(i, j). Boolean arithmetic connectives such
as conjunction, disjunction, and negation are built on top of their subformulas. A quantifier
folds its formula over the range with either conjunction (universal) or disjunction (existen-
tial) operations.
Finally, we end up with a Boolean formulaP encoding the Alloy predicate to be
checked and a conjunction of Boolean constraintsC1, C2, . . . , Cn relating the introduced
variables to the declared ones. Alloy Analyzer translates th formulaF =
(
(C1∧C2∧ . . .∧
Cn) =⇒ P
)
(or its negation in case we are checking for validity) into CNF and passes
that to a SAT solver. In case the SAT solver comes back with a Boolean instance satisfying
F , then as shown in Figure 3.1 the Alloy Analyzer maps the Boolean instance into an Alloy
instance and shows that as a consistency witness in case we are t sting the property, or a
counter-example in case we were checking the validity of theproperty. Otherwise, in case
no counter-example exists, the Alloy Analyzer concludes thvalidity of the property within
the scope.
We faced three main limitations when we tried to apply SixthSense on a pure com-
binational circuit translated directly from the CNF formula. First, the Alloy Analyzer often
failed to produce the CNF formula due to the large number of variables needed. Second, the
combinational nature of the encoding precludes the power ofthe available sequential trans-
forms in SixthSense, and developing analogous combinational transforms is impossible in
some cases. Finally, the huge number of variables presentedto the decision algorithms
prevented a conclusive result. This motivated the need for abetter encoding—specifically,
sequential rather than combinational encodings.
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Table 3.1: Time steps and Boolean state variables for the sequential SERA components.
Alloy Construct Validity depth Number of
Membership Cardinality variables
Signature 0 0 lg(n)
Relation 0 0 nk
Relational Product n n lg(n)
Transitive Closure lg(n) lg(n) n2
Predicate
Universal Quantifier 1 to n lg(n)
Existential Quantifier 1 to n lg(n)
3.5 Construction of SERA(Φ, n)
For the reasons given in Section 1.4 we developed SERA, an algorithm for encoding Alloy
formulas into sequential circuits. Given an Alloy formulaΦ with a scopen, the SERA al-
gorithm constructs a sequential circuit SERA(Φ, n). The construction proceeds recursively
on the abstract syntax directed acyclic graph (DAG) forΦ. At each node in the DAG forΦ
we construct a sequential circuit with a special structure fo the formula rooted at that node.
We refer to each such circuit as a SERA component.
We use SERA components to encode the Alloy design as a sequential circuit. This
differs from techniques used in monitor circuits and high performance sequential synthe-
sis [71, 72] since while they match a set of strings to an expression, we produce all matching
assignments of a formula within a given scope. A SERA component representing a set or a
relation provides an easy implementation of membership andc rdinality and allows parallel
access to both when the component is in a valid state.
3.5.1 The SERA component
We illustrate the SERA components using C++ classes and objects. For ease of exposi-
tion we omit access modifiers and trivial constructors. The abstr ct classComponent in
Table 3.2(a) describes the generic interface of all SERA components.Component inher-
its from Thread to denote that all components run concurrently and its member function
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class Sig : public Component {
class iter{/ * omitted details * /};
int size;
bool in(iter v){ return v < size;};
int card() { return size;};
bool memberValid() { return true;};
bool cardValid() { return true;};
void initialState() {
//non-deterministic choice




(a) Sequential component interface (b) Sig-set component
nextState is the entry point of the thread.
We classify the functionsin , card , andpred as output functions. The functions
memberValid , cardValid , andpredValid are Boolean validity functions and their re-
turn values signal whether a value returned by the corresponding output function is valid or
not.
1. Functionin takes index arguments and returns whether the set or relation described
by the component contains the variable or tuple denoted by the indices.
2. Functioncard returns the cardinality of the set or the relation describedy the com-
ponent.
3. Functionpred returns the Boolean value of a predicate if the component corresponds
to a Boolean expression.
Depending on the Alloy sub-formula the component corresponds to, some of these
functions may never be invoked, and thus may be left unimplemented.
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Table 3.3: Pseudo C++ description for relation and set unioncomponents.
template<class Sig1, class Sig2>
class Relation:public Component{




bool in(iter v, iter u){
return R[v][u];};
int card(){ return countOnes(R);};
bool memberValid() { return true;};




for (; u<V1.card();i u++)
for (v.start(); v<V2.card(); v++)
//non-deterministic choice
R[u][v]=choose()%2;
void nextState(){ R = R;};
int depth(){return 1;};};
template<class S1, class S2>
class Union : public Component{
class iter{/ * omitted details * /};
S1 & V1; S2 & V2;
bool in(iter u){
return V1.in(u) || V2.in(u);};
int card(){
bitVector in;
for(iter v; v.valid(); v++){










(a)Arbitrary binary relation component (b) Set union operator component
The component contains references to other components. A function in a compo-
nent uses the references to execute other components if their output functions are not valid
yet and query them once valid. The other data elements of a component constitute itstate.
We refer to the values of the non-reference data elements of ac mponent at a specific step
as the state of the component. TheintialState function initializes the component to
its initial state, and thenextState function updates the state. Functionsevaluate and
terminate are control functions. They start the execution of the component if it was not
in a valid or running state, and force it to stop execution if atop hierarchy does not need the
result anymore.
We relate the functionality of a SERA component to the semantics of a sequential
circuit as described in Definition 3.1. We use these terms to prove SERA’s correctness.
Inputsare arguments passed to a component’s functions and non-deterministic assignments
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bool predicate() { return value;};






























bool memberValid() { return valid;};






if ((!valid) && T.cardValid() &&
T.V1.cardValid() &&
T.V2.cardValid()){
E = E* E + E;//iterative squaring
int k = max( lg(T.V1.card()),
lg(T.V2.card()));
if (count++ == k)




(a) Universal quantifier component (b) Transitive closure component
generated by calls to the functionchoose in initialState functions.
The classSERACircuit inherits fromSequentialCircuit defined in Section 2.3.3
and implements its functions.
1 class SERACircuit : SequentialCircuit {
2 vector<Component> compVec;
3 int depth;
4 void initialState() {
5 depth = 0;
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6 for (int i=0; i<compVec.size(); i++)
7 compVec[i].initialState(inputs);
8 }
9 void nextState() {
10 // run all threads concurrently
11 for (int j=0; j<compVec.size(); j++)
12 compVec[j].nextState();
13 }
14 Boolean executeCircuit() {
15 initialState();
16 while ((!compVec[0].predValid()) &&







The vectorcompVec contains all the components SERA generated, andcompVec[0]
is the top level component which corresponds toΦ. Thewhile loop in executeCircuit
models time where each iteration is a step, and the number of steps it takes the loop to
terminate is the depth of the circuit. The functionexecuteCircuit makes sure to call all
nextState functions synchronously at every step. Thewhile loop spawns all the threads
concurrently and thenSERACircuit waits for allnextState calls to finish. The invariant
we need to check is thepred function of compVec[0] —Φ will be satisfiable in scopen
iff compVec[0].pred() returns true on termination ofexecuteCircuit() .
Tables 3.2, 3.3, and 3.4 show C++ classes describing some of th components cor-
responding to Alloy constructs. Section 3.6 describes the constructs and their translation in
detail. The component’s computation is complete when itspredValid function returns




















Figure 3.2:Statement3 predicate diagram.
of steps needed for the computation of an individual component to complete as a function
of the scopen. The final depth of the SERA circuit depends on the scopen, and the formula
itself and thus it can be computed at compile time via callingthedepth function of the top
level component.
3.5.2 Sequential circuit example
The diagram in Figure 3.2 shows an abstract syntax graph for theStatement3 predicate.
We start at theand node and compute the components for the two sub-formulas rooted at
this node. If a component was previously instantiated, we connect to it appropriately. The
code below describes the resulting SERA sequential circuitfor theStatement3 predicate.
SERA(Statement3, 2)
1 typedef Sig<2> S1;




































v2 ∈ v1. ∗ E
v1
v1. ∗ E
v2 ∈ v1. ∗ E
v1
v1. ∗ E
v2 ∈ v1. ∗ E
v1
∀v1 = 1 valid ∀v1 = 1 valid
and restarts∀v1
∀v2 increments, ∀v2 = 1 valid
predicate satisfiable∀v1 increments ∀v1 increments
∀v2, ∀v1 start
∗E valid




|V | = |E| = 2
v2 v2
Figure 3.3: SERA execution of a consistent instance of theStatement3 predicate with a
scope of2.
6 TClosure<S1,S1> Et(E);
7 S1Var v2, v1;
8 Product P(v1, Et);
9 Belongs B(v2, P);
10
11 ForAll<S1> A1(v1, V, B);
12 ForAll<S1> A2(v2, V, A1);
13
14 IntPlus P1(V, V);
15 IntMinus M1(P1, 2);
16 IntEqual E1( M1, E);
17 And A3(A2, E1);
We pass2 as a template parameter forS1 to set its scope at compile time. The
constructor of each component initializes its references appropriately and adds itself to the
vector of components. ClassesSig, Relation, TClosure, Product, Belongs,
ForAll, IntPlus, IntMinus, IntEqual , andAnd inherit all fromComponent and
each implements the Alloy construct as its name suggests.
The 6-step trace in Figure 3.3 shows an execution of the sequential circuit corre-
sponding toStatement3 . Step 1 shows the graph instance, and theV andE encodings.V
is initialized to indicate the existence of both members, and E is initialized to indicate the
edge in the graph. The membership and cardinality state ofV andE is valid immediately
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since it corresponds to the initial state. Thus,#E=#V+#V-2 is true and valid immediately.
In Step 2 the quantifiers∀v1 and∀v2 are executed as well as the transitive closure onE.
Since the quantifiers depend on* E, their validity has to wait for theEt component to signal
membership validity. Fortunately for this example, this happens in one step since as we
will describe Section 3.5, transitive closure takeslg(n) steps to complete wheren is the
scope. In Step 3, the validity ofEt is propagated to the relational productP corresponding
to v1. ∗E andP is immediately tested for membership ofv2. Since all data is valid, the∀v1
component updates its predicate state and increments its iteratorv1. The same happens in
Step 4, and now∀v1 completed execution and thus can signal the validity of its predicate.
The∀v2 quantifier updates its predicate state, increments its iterator v2 and initializes the
∀v1 component to start execution again. Step 5 is similar to Step3, and Step 6 witnesses
the completion of execution of the∀v2 component. The propositionalnd component has
now two valid true inputs so it evaluates to true and thus our predicate can be set to true.
3.6 SERA encoding algorithm
As shown in Figure 3.4, SERA parses the Alloy formula to construct a DAG of signatures,
relations and operators with Alloy constructs. SERA recursively traverses the abstract syn-
tax DAG for an Alloy formulaΦ with a scopen from its command to its signatures and im-
plicit relations. For each Alloy construct, SERA instantiates its correspondingComponent
object. It composes each component into the desired sequential circuit SERA(Φ, n); the
pred function of the top level component corresponds to the invarant.
3.6.1 Leaf nodes: signatures and relations
The leaf nodes of the abstract syntax tree of an Alloy formulaare signatures and implicit
relations and constitute the base case for the SERA(Φ, n) recursive construction. The tem-
plate classSig in Table 3.2(b) takes a template parameter as its scope and thus the scope
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Figure 3.4: Architecture of SERA.
nondeterministic function,choose , modulo the scope, to initialize the size. Without loss
of generality, the size of the set is enough to represent the set since its members are indexed
arbitrarily and any set can be re-indexed appropriately. The functionscard and in are
valid immediately andin returns true if the index is smaller than the size. The template
classRelation in Table 3.3(a) implements the binary implicit Alloy relations. A relation
declaration takes two set types,Sig1 andSig2 as template parameters and references the
two sets,V1 andV2, it relates. The relation class uses the scope parameters ofSig1 and
Sig2 to declare thebitMatrix R which stores the membership state. ThebitMatrix
R is initialized nondeterministically modulo the cardinality of V1 andV2. ThecountOnes
function returns the number of set bits inR to compute the cardinality of the relation.
In a trade off between the depth of the circuit and the number of variables, we
allow n multiple accesses to the membership functions. This requirs additionallg(n)
bookkeeping variables and keeps the sequential depth of allcomponents linear in.
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3.6.2 Internal nodes
The internal nodes of an Alloy formula’s abstract syntax DAGcorrespond to a variety of
logical and relational operations, including propositional connectives, quantifiers, relational
product, transitive closure, set operations, and arithmetical operators and predicates. We
now show in turn how to build the SERA component for each internal node, assuming we
have SERA components for all its sub-nodes.
Propositional operators
SERA encodes each propositional operator (and, or, not, implies, iff ) with a
combinational circuit component. The component holds references to its operand com-
ponents and uses theirpred andpredValid functions. We show next a logically complete
Nand component and the rest of the operators can be described in terms of theNand com-
ponent.
1 class Nand:public Component{
2 Component & F1, & F2;
3
4 bool predicate(){
5 return !(F1.predicate() && F2.predicate());};
6
7 bool predValid(){
8 return (F1.predValid() && !F1.predicate())||
9 (F2.predValid() && !F2.predicate())||
10 (F1.predValid() && F2.predValid());};
11
12 int depth(){
13 return max(F1.depth(), F2.depth());};};
In case of a dominant valid input value, such as a false value in a conjunction, a
termination signal may be passed to the component producingthe other operands. We call
this early termination and later we extend the same concept to the quantifiers.
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Quantifiers
Because the scope is finite, we can readily perform quantifierelimination. The universal
quantification ofθ by x is replaced by the conjunction ofθ restricted to each valuex can
take; for existential quantification, conjunction is replaced by disjunction. TheForAll
component shown in Table 3.4(a) implements a universal quantifier. It takes a set type,
Sig , a set,V, as its quantification domain, a reference to an iterator,v , as the quantified
variable, and a reference to the formula component,F. I computes conjunction (disjunction)
sequentially, and employs an early termination mechanism where the first false (true) value
terminates the computation. This mechanism gives us a substantial advantage since we can
abort the quantification without having to compute for the whole domain. The quantification
component uses thev iterator to evaluateF, and accumulates its Booleanvalid andvalue
members.
Relational product
Alloy defines two relational product operators: the ‘. ’ accessor, and the ‘[] ’ indexer. The
latter can be expressed as syntactic sugar of the former. Therelational product of two
componentsA andB is implemented by a component that fills in the index of the right
operandB by the concatenation of tuples from the left operandA and the actual index
argument to the relational product component.
Transpose
We define a unique variable order to respect the order in whichsignatures were declared in
Φ and we exploit that order to trivialize our type-determination functions. The transpose
operator may produce a result which conflicts with the uniquevariable order. SERA at-
tempts to rewrite the formula in question to normalize transposition. In cases of conflict,
such as theUndirectedGraph constraintE =˜E , or in cases of suboptimality introduced
in the variable ordering, SERA resorts to adding a redundantv riable appropriately. SERA
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also adds a constraint that indicates the equivalence of theredundant data so that logic
optimization techniques can easily exploit the hint.
Transitive closure
Transitive closure in Alloy repeats one or more compositions infinitely many times. SERA’s
implementation of transitive closure, theTClosure template class shown in Table 3.4(b),
takes two set types as template parameters and a reference tothe c mponent corresponding
to the original binary relation. ThenextState function encodes the transitive closure
using iterative squaring[55]. This allows us to use onlyn lg(n) variables and allows the
computation to complete withinlg(n) steps.
Set operations
As shown in Table 3.3(b) thein and card functions and their validity can be encoded
as a combination of thein andmemberValid functions of the operand components. The
Union class takes two set types and constructs its own appropriateiterator that maps indices
correctly in case the types were different. It also takes references to the components rep-
resenting its operands. Thecard function inlines membership checks in both its operands
and counts the matches in an intermediary bit vector. The rest of the set operators can be
easily described in a similar fashion.
Arithmetic predicates
Another source for Boolean values in Alloy is integer arithmetic comparisons, which may
involve cardinality values. The Alloy Analyzer uses the scope to allocate a finite number of
integers to model the integer space and simplify the arithmeic predicates. We encode arith-
metic operators with combinational circuit components in addition to validity propagation
of the operand components. Note that all integer valuations, les the cardinality values, are
considered valid by default.
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3.6.3 Optimizations
Without loss of generality we support the same scope value for all signatures. This allows us
to keep our type-determination as simple as checking whether an index lies within a range.
We also simplify the counters embedded in the iterators in some components by restricting
the scope to bea power of two. With this restriction we allow the counters to start at any
state and terminate when they reach that state again. The corr sp nding component can
then call the counter cycle state its idle state. The type-det rmination of a certain index is
now simplified to an appropriate Boolean shift operation.
In most cases some SERA components are guaranteed to complete execution before
other components even begin. We use this fact to allow memorysharing between non-
overlapping components. Note also that we separate variables based on the functions they
are used for. This allows substantialcone of influence[61] reductions if for example the
cardinality of a component is not checked. Furthermore, this introduces redundancy which
can be exploited by redundancy removal transforms.
3.6.4 Mapping instances back to Alloy
To map satisfying assignments back to Alloy, we only need to keep track of the initial values
assigned to bit-registers in allSig s and implicit relation SERA components. These values
are mapped to an instance of Alloy that has a model iff there exists a trace in the sequential
circuit that sets the target gate, corresponding to either aneg tion of a checked assertion or
the value of a consistent predicate, to true at the last cycle.
3.7 Correctness of SERA
Intuitively, the SERA encoding works as the translation prese ves the semantics of each
operation and guards the validity of the valuation with Boolean functions that are guaran-
teed to evaluate to true after a finite number of steps. We statthe correctness of SERA as
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follows.
Theorem 1. Let Φ be an Alloy formula and letn be a given scope. The sequential circuit
C = SERA(Φ, n) always terminates and on termination, the invariant evaluates to true iff
Φ is satisfiable in scopen.
Proof. Theorem 1 follows from a straightforward induction on the number of nodes in the
parse tree forΦ. We use the validity entries in Column 1 of Table 3.1 and thedepth
function in all components to establish a tight upper bound othe depth ofC. The bound
depends on the length of the formula and the scope. Note that for given scope, the call
compVec[0].depth() can be computed at compile time and thus is a constant.
Base case.In the base caseΦ is either aSig or an implicit relation. Both are
trivial and always satisfiable since they are initialized with nondeterministic values.
We will provide proofs for the existential quantifier, Boolean negation, Boolean
conjunction, set intersection, relational product, and transitive closure operators. The proof
for the sets and relations prove the correctness of their membership and cardinality encod-
ings. The proofs for the correctness of the remaining constructs, (other Boolean connec-
tives, universal quantifier, set union, set complement, etc.) are straightforward as they can
be rewritten in terms of the above operators.
CaseΦ = ¬F If Φ is satisfiable within the scopen then there exists a model forΦ
that setsF to false. Using the induction hypothesis we deduce that there is a traceZF that
sets the predicate output of SERA(F, n) to false and the validity output to true inkF cycles.
Since the predicate output of SERA(Φ, n) is equal to the negation of the output predicate
of SERA(F, n) and the validity outputs are identical, then the traceZF sets SERA(Φ, n) to
true. Conversely, ifΦ is not satisfiable, then there is no model that setsF o false. Using the
induction hypothesis, there is no trace that can set the predicat output of SERA(F, n) to
false while the validity output is true. It follows that there is no trace that sets SERA(Φ, n)
to true.
CaseΦ = F ∧ G If Φ is satisfiable within the scopen, then there exists a model
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σ that satisfies both formulasF andG simultaneously. By the induction hypothesis, there
exits a traceZF that sets the predicate and validity outputs of SERA(F, n) to true inkF
cycles and there is a traceZG that sets the predicate and validity outputs of SERA(G,n) to
true inkG cycles. Assume without loss of generality due to the commutativity property of∧
thatkF < kG. Sinceσ satisfies both formulasF andG simultaneously, we conclude that the
two tracesZF andZG are consistent and do not assign conflicting values to components that
are common between SERA(F, n) and SERA(G,n) at any cycle. Thus we can construct
ZΦ, a satisfying trace for SERA(Φ, n), by selecting assignments to common components
from SERA(F, n) and SERA(G,n) from ZF for the firstkF cycles, and assign the rest
according to the traceZG.
Conversely, ifΦ was not satisfiable, then there is no model that can satisfy both F
andG simultaneously. Assume there is a traceZΦ that can set the predicate and the validity
output of SERA(Φ, n) in k cycles. Examine the evaluationZΦ assigns to the signatures and
relations involved in SERA(F, n) and SERA(G,n) at the initial cycle. Using the induction
hypothesis, these values must satisfyF andG and thus we have a contradiction.
CaseΦ = ∃v ∈ Γ.F (v) If Φ is satisfiable within the scopen, then there is a model
σ ⊆ range(Γ) and there is an elementα ∈ σ such thatF (v = α) is satisfiable. LetCΦ be
the SERA component corresponding to the∃v statement and letCΓ andCF be the SERA
components corresponding toΓ andF respectively. By the induction hypothesis, there ex-
ists a traceZΓ that setsCΓ to a state matchingσ in kΓ steps, and there exists a traceZα that
sets the predicate and validity output functions ofCF to true inkF steps after presenting
CF with α. The componentCΦ enumerates all the possible elements in range(Γ), queries
CΓ for their membership and concurrently presents them toCF for evaluation in case the
membership test was valid. After at mosti ≤ |range(Γ)| steps from the point it starts, it is
guaranteed to findα. Since it accumulates a disjunction of the results ofCF , the first valid
true return value of the predicate output function ofCF terminates the computation. Fol-
lowing the above steps we can construct a concatenated traceZΦ of lengthkΓ + i× kF that
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sets the Boolean predicate function ofCΦ to true as well as its predicate validity function.
Since range(Γ) is bound to be either a set, or a relation with aritya, then|range(Γ)| ≤ na
andZΦ is finite.
Conversely, ifΦ is not satisfiable, thenCΦ is guaranteed to try all models of range(Γ)
and complete execution in a finite number of steps (2n
a
). By the induction hypothesis, all
elements in models that matchCΓ will not satisfyCF . At the end of the iteration the output
predicate ofCΦ will be set to false and its corresponding validity output will be asserted
and thewhile loop will terminate. Consequently there exists no trace that satisfies the
predicate output function ofCΦ.
CaseΦ = A ∩ B We prove the correctness of the membership predicate of SERA(Φ, n)
and the correctness of the cardinality follows since it counts the correct checks of member-
ship in SERA(Φ, n). The proof is similar to the proof for the conjunction case since the
membership and validity output of SERA(Φ, n) is equal to the conjunction of the member-
ship and validity outputs of SERA( , n) and SERA(B,n) respectively.
CaseΦ = A.B Checking(v1, v2) ∈ Φ is encoded as∃v.(v1, v) ∈ A ∧ (v, v2) ∈
B. The correctness of the membership check holds since we already proved the correctness
for the existential quantification and conjunction cases. Afor the cardinality check, the
same argument holds as for the intersection case since the cardinality is encoded as a count
of the true membership checks across the range ofΦ.
CaseΦ = ∗E We encode transitive closure using the iterative squaring technique.
The proof that iterative squaring correctly computes transitive closure is given in [55].
3.8 Evaluation of SERA
We introduce our SERA implementation and we present the results of SERA in comparison
to the Alloy Analyzer.
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3.8.1 Implementation
Our implementation of SERA mirrors the description in Section 3.5. As illustrated in Fig-
ure 3.2, we parse the Alloy model into a DAG of signatures, relations, and operators with the
root as the command to be executed and the leaves as the signatures nd implicit relations.
Note that we generate a DAG since our analysis tries to reuse syntax-equivalent nodes.
The C++ subset we used to describe SERA along with the impliedconcurrency semantics
and the bounds on integers guaranteed by scope finitization can be directly synthesized to
sequential circuits described in VHDL similar to [38, 36].
We end up with a hierarchical VHDL design with an asserted signal designated as
the invariant. We pass the VHDL to SixthSense which, in case of satisfiability, provides a
trace that satisfies the invariant. Step 1 of Figure 3.3 illustrates the mapping of the trace to
an Alloy instance. We map the initial values of the membership state of componentV as
two vertices and the initial values of thebitMatrix membership state of componentE as
the existence or absence of arcs with labelE between the vertices.
3.8.2 Results
To evaluate SERA we chose three examples when we began this research. The tree in-
tegrity entries in Table 3.5 show results for checking theEquivOfTreeDefns assertion.
The other two examples are representatives from the standard Alloy distribution that have
been the subject of research by multiple Alloy related papers. The file system example de-
scribes relations between directories, files, and a root directo y in a Unix-like file system
and asserts alias consistency and acyclicity. The LISP listexample describes empty and
non-empty nested lists of objects, defines equivalency between lists, and asserts symmetry
and reflexiveness properties of the equivalence definition;it also asserts that all empty lists
are equivalent.
For the unsatisfiable formula from the tree example, the Alloy Analyzer could not
perform checks with a scope larger than 6; SixthSense applied to SERA-generated sequen-
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tial circuits was able to automatically check these formulas for scopes upto32. The∞ in
the Alloy entries denotes a timeout with a time limit of14, 000 seconds. For unsatisfiable
formulas from the list example, the Alloy Analyzer failed beyond a scope of9, whereas
SERA could check these formulas for scopes upto32. For satisfiable formulas from the list
and file suites, we specified lower bounds on the minimum size of the list and file examples
as Alloy facts , and were able to find counter-examples in scopes3× larger than the Alloy
Analyzer.
In the size columns of Table 3.5,|V | and|C| denote the number of CNF variables
and clauses respectively, and|I|, |R|, and|ANDs| denote the number of sequential circuit
primary inputs, registers, and AND gates respectively as a me sure of their complexity [73].
The time column indicate the time it took the solver to decideth CNF formula or the
sequential circuit for a given scope.
We indicate whether a formula is satisfiable or not in the titlof each sub-table.
We ran all experiments on a1.7 GHz Pentium4 machine with1 GB memory. For our
examples, the Berkmin solver consistently outperformed all the other solvers that come
with the standard Alloy distribution, so we tabulate the results for Alloy using Berkmin.
The Alloy Analyzer was able to validate the tree equivalencefor scopes up to6. For a
scope of7, the SAT solvers spaced out (∞), and for a scope of8 the Alloy Analyzer ran out
of memory and could not generate the CNF formula.
In general, we noticed that the number of needed memory elements grew quadrati-
cally with the scope and this agrees with the highest complexity of SERA. Using sequential
encoding, we were able to scale Alloy analysis to a scope of32 with relatively acceptable
computational resources and time limitations.
All cases required applying iterative reduction transformations. In the case of the
tree equivalence example, localization abstractions wereinstrumental in reducing the prob-
lem, also equivalence detection did a good job of merging thecommon parts of the dif-
ferent equivalent tree definitions. In the file system case, th counter-examples happened
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to be relatively sequentially deep since they depended on comparisons between transitive
closures, high cardinality comparisons, and conflicting transpose statements. Semi-formal
search was able to detect counter-examples once the design was reduced using equivalence
merging.
3.9 Summary
We developed the use of sequential circuits for checking thevalidity of Alloy formulas. By
doing so we used far fewer variables and enabled sophisticated automatic reduction tech-
niques to be applied. We were able to show that a scope of32 is feasible using reasonable
resources.
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Table 3.5: Results of SERA and Alloy Analyzer.
Tree integrity — unreachable
Technique Scope Size Time (sec)
Alloy 5 |V |=212,032 |C|=641,644 156
Analyzer 6 |V |=641,983 |C|=2,014,005 658
7 |V |=1,682,479 |C|=5,428,222 ∞
8 timed out before generating CNF ∞
SERA 4 |I|=12 |R|=36 |ANDs|=354 13
8 |I|=32 |R|=94 |ANDs|=1,087 18
16 |I|=80 |R|=780 |ANDs|=10,786 220
32 |I|=192 |R|=3,272 |ANDs|=21,841 4,309
File System — reachable
Technique Scope Size Time (sec)
Alloy 5 |V |=4,703 |C|=14,448 5
Analyzer 6 |V |=7,204 |C|=22,640 6
7 |V |=10,377 |C|=33,232 21
8 |V |=13,448 |C|=43,875 28
SERA 4 |I|=22 |R|=112 |ANDs|=1,054 26
8 |I|=41 |R|=728 |ANDs|=4,548 39
16 |I|=68 |R|=4,264 |ANDs|=19,545 417
32 |I|=143 |R|=27,720 |ANDs|=421,681 1,712
Lisp Lists — reachable
Technique Scope Size Time (sec)
Alloy 10 |V |=17,035 |C|=98,381 36
SERA 32 |I|=178 |R|=22,305 |ANDs|=285,046 171
Lisp Lists — unreachable
Technique Scope Size Time (sec)
Alloy 8 |V |=2,990 |C|=68,858 55
Analyzer 9 |V |=18,921 |C|=103,440 2,062
10 |V |=23,704 |C|=129,628 ∞
SERA 8 |I|=46 |R|=1,020 |ANDs|=13,859 229
16 |I|=88 |R|=5,226 |ANDs|=110,734 341
32 |I|=178 |R|=25,790 |ANDs|=328,065 575
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Chapter 4
Sequential Encoding for Imperative
Programs
4.1 Bounded model checking for ANSI-C programs
Several static analysis techniques have emerged lately addressing the verification of soft-
ware programs [25, 74, 75, 76]. Software programs are undecidable and thus static analy-
sis tools often resort to abstraction and finitization techniques to render them amenable to
model checking [2].
CBMC [25] is a bounded model checker for ANSI-C programs thatc ecks for prop-
erties such as pointer safety and within-bound array accessas well as user assert statements.
Given an ANSI-C program and a bound on the range of variables therein, CBMC computes
a Boolean formula that asserts the desired properties in theprogram. It does that by un-
winding a complex state machine that describes the program and its properties into a CNF
Boolean formula and checks the formula using a SAT procedure[27, 31, 32] to look for a
counter-example.
SAT solvers often face an exponential blow up in the number ofpossible assign-
ments to the atomic propositions. This problem along with the large number of variables
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used in the CNF encoding, often limits the SAT-based CBMC analysis to restricted vari-
able ranges. By scaling the analysis of ANSI-C programs to larger bounds, we increase its
applicability to real-world designs.
4.1.1 Sequential circuits for program analysis
While recent advances in SAT have enabled checking properties of designs of real systems,
these implementations often need to be substantially incomplete, leaving out important as-
pects of the systems, to enable the analysis to complete. Moreove , the analysis is typically
limited to relatively small bounds, e.g., fewer than 16 entri s in an array sort program as we
will demonstrate in Section 4.5.
To extend the applicability of static analysis to a wider class of programs as well as
to check more sophisticated properties and gain more confidence in the results, we need to
scale the analysis to significantly larger bounds.
The limitations of the CNF encoding, as discussed in Section1.4, motivated us to
develop sequential encoding for bounded ANSI-C program analysis (SEBAC), an algorithm
which encodes ANSI-C programs as sequential circuits and deci es them using a sequential
circuit solver. A sequential circuit can be viewed as a restricted C++ program, specifically a
multi-threaded program in which all variables are either Boolean-valued or integers, whose
range is statically bounded, and unbounded allocation is forbidden [50, 36].
Given an ANSI-C program and a bound, SEBAC automatically derives a sequential
circuit and a Boolean variable therein that serves as an invariant, i.e., the variable can be set
to true if and only if a property that the program asserts is violated within the bound.
In Chapter 3 we demonstrated that sequential circuit analysis scaled to bounds or-
ders of magnitude higher than SAT analysis for checking satisfaction of formulas expressed
in declarative relational first order logic with transitiveclosure [50].
In this chapter we study the benefits for the analysis of imperative programs. We
note that there are two key advantages to compiling ANSI-C programs into sequential cir-
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Table 4.1: CBMC transformation of ANSI-C programs into a Boolean formula.
(a) simplify
x = x + y;





assert (x <= 3);
(b) rename
x1 = x0 + y0
if ( x1 != 1) {
x2 = 2;
if ( z0)
x3 = x2 + 1;
}
assert ( x3 <= 3);
(c) formula
C := ( x1 = x0 + y0) ∧
( x2 = (( x1 6= 1) ?
2 : x1)) ∧
( x3 = (( x1 6= 1 ∧ z0) ?
x2 + 1 : x2))
P := x3 ≤ 3
































Figure 4.1: Sequential circuit encoding versus the CBMC Boolean formula.
cuits rather than CNF formulas:
Advantage 1 Our encodings are much more succinct than those generated byCBMC—in
cases, CBMC encoding algorithms produce a data structure that uses several orders of
magnitude more memory to represent. For instance, CBMC needed a CNF formula
with 4.7 million variables and 18.9 million clauses to encode an array sorting routine
with a bound of 16 on the size of the array and the range of the values for the array
entries.
Advantage 2 Casting the decision problem for a property of an ANSI-C program as an
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invariant check on a sequential circuit allows us to make useof a number of pow-
erful automated analysis techniques that we discussed in Section 2.4 and that have
no counterpart in CNF analysis. Empirically, our results show that SEBAC scales to
bounds that are orders of magnitude higher compared to CBMC.
We make the following key contributions:
1. Sequential analysis:We enable the use of sequential circuit verification including
many powerful reduction techniques for ANSI-C model checking.
2. Create verification flow for existing encoding:We enable a software static analysis
flow from SPARK, a fully automated hardware high-level synthesis tool that trans-
lates C to sequential circuits [51]. SPARK has not been used for verification purposes
before.
3. New encoding for ANSI-C programs: We propose SEBAC, a novel algorithm to
encode an ANSI-C program with a bound on ranges of variables into a sequential
circuit. The SEBAC encoding is more optimal for verificationpurposes than the
SPARK encoding as the latter targets optimizations such as time multiplexing and
circuit area reduction at the expense of increasing the number of variables in the
circuit.
4. Evaluate TBV for C programs: We evaluate TBV analysis of C programs by com-
paring SPARK and SEBAC coupled with a TBV solver against CBMCcoupled with
SAT. We apply these techniques to find real and subtle code bugs that were reported
by Adam Barr from Microsoft as challenging and require careful code inspection to
be revealed [77]. As our results show, sequential analysis techniques scale to bounds
orders of magnitude higher than CNF and SAT techniques.
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4.2 Illustrative example
We show in Column (a) of Table 4.1 the same example code used toillustrate the CBMC
translation from ANSI-C into CNF in [25]. The first step is to transform the code into a
static single assignment form where each variable is assigned o ly once. This is done by
introducing new variables through variable renaming and the result is shown in Column (b)
of Table 4.1. Then CBMC computes a set of constraintsC and propertiesP and builds
a Boolean formulaC ∧ ¬P by treating variables as bit vectors. A satisfying valuation t
variables of this formula represents a counter-example. Weshow the combinational circuit
corresponding toC ∧ ¬P in Figure 4.1(b). The formula is then flattened into CNF which




j=1 lij) wheren is the number of clauses,
mi is the number of variables in clausei, andlij is a literal expressing either the variable
indexed byj in clausei or its negation). In the process, the structure of the circuit is lost. In
contrast, the sequential circuit encoding shown in Figure 4.1(a) introduces no new variables
and keeps the hierarchy of the program.
Note that in case the code in Column (a) of Table 4.1 was enclosed in a loop,
CBMC would assume an unwinding boundW and eventually replicate the same circuit
in Figure 4.1(b)W times with new variables each time. If the check on the CNF formula
resulting from the unwinding withW fails because the unwinding was not enough, CBMC
would increaseW and re-encode the CNF formula. In contrast, the sequential circuit encod-
ing in Figure 4.1(a) stays intact and expresses the loop via upd ting the state ofx through
executing the circuit as much steps as needed per the boundedmodel checker.
4.3 CBMC, sequential circuit analysis, and SPARK
In this section we introduce the CBMC analysis of ANSI-C programs. We briefly review
sequential circuits. We compare our encoding in SEBAC, which targets optimizations use-
ful for static analysis, to the output of SPARK [51]; a fully automated high-level synthesis
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tool that generates sequential circuits out of restricted Cprograms. SEBAC performs better
since it infers the sequential structures from within the program while SPARK treats every
statement as a sequential step and uses various techniques to find statements that can be
executed concurrently. Finally, we describe how transformation-based verification checks
properties of sequential circuits.
4.3.1 CBMC
CBMC reduces the check of a property of an ANSI-C program withboundN on the range
of variables and with boundW on the number of loop and recursion unwinding to the
problem of determining the satisfiability of a Boolean formula.
To translate an ANSI-C program, CBMC unwinds loop constructs that can occur
as for and while loops, goto statements, and recursive function calls. Thefor and
while loops are unwoundW times whereW is the unwinding bound. An assertion is
added to the last copy to ensure that the loop does not need more iterations to complete
the computation. An unwinding assertion guides CBMC to increaseW for a certain loop
in case the unwinding assertion fails. Recursive function calls are assumed to recurse to a
bounded depth and an assertion similar to the loop unwindingassertion is added to ensure
that depth is enough. Thegoto statements inducing loops are handled similarly.
Function calls are inlined within the calling function. Thereturn statements are
replaced by assignments andgoto statements pointing to the end of the function expansion.
This construction results into a simplified program withif , forward goto , assignment,
assertion, and arithmetic statements as well as labels defining branching targets.
Table 4.1 illustrates through an example the translation frm the simplified ANSI-C
program into a static single assignment form. Column (a) in Table 4.1 shows a simplified
piece of code. CBMC renames the variables so that each variable is assigned only once
and the result is shown in Column (b) of Table 4.1. In the process variablesx1, x2 andx3
were added. Then CBMC computes a set of constraintsC on all the variables, including the
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ones it introduced, and a set of propertiesP deduced from the assertions in the simplified
program. CBMC translates the formulaC ∧ ¬P into a CNF formula by considering each
variable as a bit vector with sufficient width to represent the bound on the variable range.
When CBMC introduces new variables in the so-called renaming transformation, it
is actually embedding internal hierarchical nodes in the structure of the program as illus-
trated in Figure 4.1(b). However, CBMC loses this hierarchyw en it translatesC ∧¬P into
CNF because CNF is a flat Boolean formula with only two levels of hierarchy (AND of
ORs). Also CBMC needs to introduce new variables to represent th internal nodes since
its final target (CNF) is stateless.
4.3.2 Sequential circuits
In Figure 4.1(a) we show a sequential circuit encoding of theANSI-C program from Ta-
ble 4.1. It keeps the exact hierarchy of the ANSI-C program and does not require additional
variables since it has registers; memory elements that keepth state of the circuit.
The sequential circuit in Figure 4.1(a) has one registerx and two inputsy andz.
The initial state ofx setsx to a nondeterministic value, and the next state is a functionof x,
y, andz. The sequential circuit needs one step to complete and the output f nction returns
the assertion in Column (a) of Table 4.1.
We compare that to Figure 4.1(b) which shows the Boolean formula CBMC gener-
ates before translating it to CNF. Notice that this formula has yet to be flattened into CNF
and thus more variables may be introduced to transform it into two levels of hierarchy only.
4.3.3 C to sequential circuits using SPARK
SPARK is a fully automated high-level synthesis tool [51] that is designed for implement-
ing systems and not for verifying them. It takes a subset of ANSI-C constructs and bounds
on variable ranges as input and produces a synthesizable registe -transfer level VHDL that
describes a sequential circuit as output. Briefly, SPARK recognizes atomic statements in
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the ANSI-C code and constructs a state machine that executesa statement per step. Then
SPARK uses high-level synthesis techniques to schedule thexecution of these statements
in order to optimize performance, reduce the area of the circuit, or better utilize the limited
hardware resources [51, 78]. SPARK performs renaming techniques and a set of heuris-
tic transformations called code motions to move and merge the execution of the atomic
statements inside and outside of conditionals and loop construct . By doing so SPARK
introduces new sequential elements to the ANSI-C program byassuming the execution of
one statement per step. Then it tries to reduce the number of steps it needs to execute the
ANSI-C program via heuristics that allow merging of these step .
In Figures 4.2 and 4.3 we show how SPARK translates the example in Table 4.1
into a sequential circuit. Figure 4.2 shows the control flow circuit that implements the
schedule computed by SPARK. Figure 4.3 shows the data flow circuit that executes the
atomic computation statements. One can think of the two figures as two processes that
execute concurrently and share variables. The variablestat transitions between states
S0, . . . , S5, and done. SPARK introduced one bit-vector valued variable that encodes the
state of the circuit and controls the schedule of execution.This is substantially less than the
variables CBMC introduces.
The optimizations and transformations SPARK performs are not targeted to obtain
a sequential circuit that is better amenable for static analysis. SPARK targets optimizations
like choosing between complex structures such as ripple carry ve sus tree adders, reducing
gate delays, and time multiplexing operations onto a few functio al units [79] [80, Chapter
6].For example, we see that in Figure 4.3 SPARK minimized thelogical depth of all combi-
national functions on the expense of needing more steps to complete the computation. We
also observe that SPARK introduces additional sequential behavior to the program through
its separate schedule state machine in order to provide a flexible infrastructure for the so
called code motion transformations. For example, and without going into details, some































Figure 4.2: Control flow circuit.

























Figure 4.3: Data flow circuit.
4.4 SEBAC
Given an ANSI-C program with assertions therein and a bound on the ranges of variables,
SEBAC produces a sequential circuit and a Boolean invarianttherein such that there is a
trace of the sequential circuit that sets the invariant to true if and only if an assertion is
violated.
Recall that CBMC translates an ANSI-C program with a bound onthe ranges of
variables to a Boolean formula via (1.) introducing new variables and (2.) embedding a
constraint system hierarchy into the program. Then CBMC loses the structure it introduced
when it flattens the Boolean formula into CNF before passing it to SAT. SPARK, in contrast,
uses fewer variables than CBMC to encode the bounded programinto a sequential circuit,
it actually introduces state and sequential elements to theprogram that are not necessary for
its execution. It also adds scheduling complexity and encodes the schedule control states in
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a way that allows flexible code motions on the expense of adding more Boolean variables.
4.4.1 Overview
Intuitively, SEBAC aims at reducing the number of variablesn eded to sequentially encode
the ANSI-C program and at reducing the sequential depth needed for the circuit to complete
execution, thus allowing bounded model checking a better chan e to complete the analysis.
Unlike CBMC that uses the assignment statements to build a constraint hierarchy that gets
lost later after translation to CNF, SEBAC uses the data structu es and the branching logic
in the program to build a circuit hierarchy.
In contrast to SPARK, SEBAC infers sequential elements fromthe semantics of
the program rather than by introducing sequential elementsbased on the ANSI-C seman-
tics of sequential statements. SEBAC makes use of sequential lements such as dependent
code blocks and loop iterators. To achieve this, SEBAC simply ignores high-level synthe-
sis techniques, and translates the ANSI-C program into litera ly syntactically equivalent
VHDL processes that use high-level VHDL constructs such as records, loops, and over-
loaded functions to match the ANSI-C high-level constructs. I also makes use of VHDL
generic parameters to simplify specifying bounds for the program.
4.4.2 Correctness of SEBAC
Similar to Clarkeet al. [81], we follow the C99 semantics of ANSI-C programs as modele
in [82]. The formal description and proof of correctness of SEBAC is based on specifying a
formalization for C and sequential circuits, and a recursive algorithm that takes nodes from
the parse tree and the data flow diagram of the C programP and maps them to a sequential
circuit SEBAC(P ) with an invariantA(P ). The invariantA(P ) is satisfied if and only if an
assertion is violated inP .
We will demonstrate the equivalence of the SEBAC encoding tothat of CBMC
for those constructs where the encoding differs from or doesnot match directly with the
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ANSI-C semantics as in Boolean and integer arithmetic and assignments. As discussed in
Section 4.3.1, CBMC assumes the program is already preprocessed, and performs a series
of transformations and rewrites to the program. The first transformations expand function
calls and replacebreak , continue , switch/case , for , anddo/while statements with
equivalentif/else andwhile statements.
CBMC treats recursive functions and loops inferred from backward goto state-
ments the same way it treatswhile loops—it unwinds them. These transformations leave
us with an ANSI-C program that consists ofif statements, assignments, assertions, and
while loops.
We limit our attention to the correctness of encoding loops and pointers since the
rest of the C constructs map directly to their counterparts in VHDL, describing sequential
circuits. These constructs have the same semantics as the HOL [83] formalization for C [84]
and VHDL [85] suggest. The HOL system consists of a functional programming language
with strong polymorphic typing called Meta-Language (ML).Terms and theorems are ML
datatypes and inference rules are ML functions.
CBMC performs additional transformations such as variablerenaming and loop
unwinding. A one step unwinding ofwhile(g) s will be if(g) {s; while(g) s }.
After a number of unwinding steps equal to the unwinding bound, the tailingwhile(g)
s loop is replaced with an assertionassert(!g) . The assertion is essential to guarantee
that the unwinding was enough for the loop to complete its computation. If the assertion
fails for any possible execution, then the number of unwindings is increased until it is large
enough.
SEBAC builds a sequential component for the same loop that executess and eval-
uatesg and sets thedone property only wheng evaluates to false. The semantics are sim-
ilar to while(!(done = !g)) nextState(l); with void nextState(l) { sl; }
where each iteration is a cycle as described in Section 2.3.3. The parameter listl accepts
addresses to the variables that are used ins but are not declared ins, andsl = s|d:(∗d),d∈l
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substitutes each use ofd in s by a dereference ofd. We justify the equivalence ofs andsl by
the equivalence of the expressions(∗&d) andd. Intuitively, The encoding is equivalent to
the original loop with a simple expansion of the body ofnextState and a substitution of
done with the right handside of the assignment. We prove the equivalence of the encoding
to the original loop by following the HOL [83] formalizationof the C language in [84].
Theorem 2. The statementswhile(g) s and while(!(done=!g)) s are equivalent
under the HOL formalization of the C language in terms of the number of iterations they
execute the statements .
Proof. We make use of the operational semantics rules from [84] governing variable eval-
uation, the assignment operator, and the negation operator. An identifierd under a state of
the programσ is evaluated as follows.
〈d, σ〉 7→e 〈LV(Aσ(d),Γσ(d)), σ〉
Here, 7→e denotes an expression evaluation relation whose action canbe seen as a gradual
transformation of a piece of syntax into a value. A value is a pair (m, τ) wherem is a
sequence of bytes andτ is the type of the value. LV(m, τ) returns the left value of concrete
valuem of typeτ , Aσ(d) returns the address of identifierd under stateσ, andΓσ(d) returns
the type of identifierd under stateσ.
An expression!e wheree is an expression evaluating to a scalar typeτ is evaluated
as follows.
〈!(m, τ), σ〉 7→e 〈(m 6= 0, τ), σ(d))〉
The expressionm 6= 0 evaluates to a non-zero value whenm is different than zero and to a
value of zero otherwise.
An assignment operatione1 = e2 wheree1 ande2 is reducible as follows.
〈e2, σ0〉 7→e 〈e
′
2, σ〉




〈(τ)(m0, τ0), σ0〉 7→e 〈v, σ0〉
〈LV (a, τ) = (m0, τ0), σ0〉 7→e 〈v, σ〉
These are two simplified rules compared to the original rulesin [84] as the original rules
treat also compound assignments such as+=.
Thewhile loop statement is defined as follows.
while(g)s △= T (breakVal,O(g,T (contVal, s)))
Here, the constructT is a trap structure that monitors the value of the statement during its
execution. If the loop executes acontinue statement,T captures a contVal value, stops
the execution of the rest ofs and iterates. In case the loop executes a break statement,T
captures a breakVal value and forces the loop to stop.
The loop constructO takes a guardg and a statements . In case the guard expression
g evaluates to zero,O terminates, otherwiseO iterates. In cases the expression may have
an undefined value (due to a division by zero for example) and in that, the behavior ofO is
not defined.
Assume the guardg evaluates tom0 under the stateσ0 and applying the rules
for negation, assignment, variable, and negation evaluation in sequence to evaluate the
!(done=!g) expression we obtain(((m0 6= 0) 6= 0) 6= 0) under the stateσ0 ∩ done=
((m0 6= 0) 6= 0). We know thatm0 and (((m0 6= 0) 6= 0) 6= 0) evaluate to the same
value by simply assumingm0 is equal to zero, different that zero, or undefined. Since the
variabledone is added to the program and thus unused ins , we conclude that the two loops
while(g) s andwhile(!(done=!g)) s execute the statements the same number of
times.
Theorem 3. Given the definition void nextState(l) {sl}, the statementsandnextState(l);
are equivalent under the HOL formalization of the C language.
Proof. The rule to evaluate a functionτcf(args)c is given as follows.
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〈c, instParms(σ0, args, [e1, . . . , en])〉 7→c 〈vc, σ〉
〈(̂m, τ)(e1, . . . , en), σ0〉 7→e 〈v, σ0[M := Mσ, I := Iσ ∩ Λσ0 ]〉
The functioninstParms is defined over the stateσ0 of the program, a list of argu-
mentsargs , and a list of evaluations to the argumentse1, . . . , en. The relation7→c is the
relation governing the execution of the body of the functionexpressed in the statementc.
The lower part of the rule states that the function call alters he state by only substituting
the memory alterationsMσ due to executingc into the memory stateM , and the allocated
addressesΛσ due to the execution ofc into the initialized addressesI.
The functioninstParms is defined inductively over the list of declarations of its
parameters as follows.
















A := Ag[d := a],
Γ := Γg[d := τ ],
I := I ∪ r,
Λ := Λ ∪ r,

















A pair (d, τ) denotes the parameter identifierd and its typeτ . A pair(v0, τ0) denotes
the value corresponding to(d, τ) passed in aninstParms function call. The rest of the
parameters and their values are denoted withtail and vs respectively. The base case
where the parameter list is empty is given by instParms(σ, empty, empty) = σ.
The components of the program stateσ areA,Γ, I,Λ,M, andΣ. They respectively
denote the variable addresses, the type environment, the ini ialized addresses, the allocated
addresses, the memory map, and the text of the program. The function call adds an address
into A for every parameterd and initializes the memory corresponding tod in M starting at
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addressa with the cast ofv0 from τ0 to τ whereτ0 is the type of the value passed andτ is the
declared type in the parameter list. The allocated addresses Λ and the initialized addresses
I sets also get updated with the corresponding sequence of bytesr = {a . . . a + |τ | − 1} of
size|τ | − 1 starting ata. The type environmentΓ gets updated with the relation betweend
andτ . The superscriptg denotes a global set.
The arguments passed tonextState are all addresses of exact pointer types and
we are guaranteed that they are only accessed after dereferencing. Thus,A,Γ, I andΛ are
not changed. Following the function call evaluation rule and the definition ofinstParms
we notice that the only change to the state of the program thatis induced by the call
to nextState is that induced by its body expressed assl to the memory of the pro-
gram expressed inM . The changes toM by s ands1 in the context ofnextState are
the same since(∗&d) is equivalent tod. Thuswhile(g) s is equivalent towhile(g)
nextState(l); .
Combining the results of Theorems 2 and 3, we conclude thatw ile(!(done=!g))
nextState(); is equivalent towhile(g) s .
SEBAC treats pointers as indices into an array representingmemory. This is correct
since in ANSI-C* p is equivalent top[0] and* p +i is equivalent top[i] wherep is a
pointer to memory andi is an integer.
4.4.3 Mapping C to VHDL
We illustrate the process of mapping C to VHDL by looking at a buggy array selection sort
algorithm from [77] with correctness properties checking whether the array is in order and
whether an arbitrary entry in the array still exists in it after the sort. We highlight interesting
constructs and explain the details of the sort while illustrating the mapping.
Selection sort with bug in ANSI-C
1 / * ! \brief array selection sort routine * /
2 void selsort (int a[], int size) {
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3 int current, j, lowestindex, temp;
4
5 for (current = 0; current < size - 1; current++) {
6 lowestindex = current;
7 / * find the index of the lowest value * /
8 for (j = current + 1; j < size; j++) {
9 if (a[j] < a[current]) {
10 lowestindex = j;
11 }
12 }
13 if (lowestindex != current) {
14 / * swap a[current] and a[lowestindex]
15 * since difference exists * /
16 temp = a[current];
17 a[current] = a[lowestindex];
18 a[lowestindex] = temp;
19 } } }
20
21 / * ! \brief checker for array selection sort * /
22 void selsortproperty (int size) {
23 int a[MAXSIZE];
24 int i, iTest, jTest, aTest;
25
26 if (size == 0) return;
27 iTest = iTest % size;
28 jTest = jTest % size;
29 aTest = a[iTest];
30
31 selsort (a, size);
32
33 if (iTest < jTest )
34 assert ((a[iTest] <= a[jTest]));
35
36 for (i = 0; i < size; i++ )
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37 if (aTest == a[i])
38 break;
39 assert(aTest == a[i]);
40 }
C Function to VHDL entity. SEBAC translates theselsortproperty function
into a VHDL entity. The entity takesize as an input andbound as a generic parameter
that configures the range ofinteger variables.
entity selsortproperty is
generic (bound : integer := 64);
port (signal size : integer range 0 to bound - 1);
end;
The behavior of the entity is described in a corresponding VHDL architecture .
architecture selsortproperty of selsortproperty is
constant bound_lg2: integer := util_log2(bound);
signal a : IntArray( 0 to bound - 1);
signal i, iTest, jTest, aTest : integer range 0 to bound - 1;
signal current: integer range 0 to bound - 1;
signal currentV, currentVN : std_ulogic_vector(0 to bound _lg2);
Sequential loops. The header section in the architecture declares signals that repre-
sentselsortproperty andselsort variables as SEBAC inlines function calls. Signal
a is declared as anIntArray , which is an array of integers defined in a custom package.
SignalscurrentV andcurrentVN are defined as logic vectors.
begin




SignalcurrentVN is the next state function ofcurrentV and is connected to it
through a latch function. The signalcurrent is the only sequential iterator in the selection
sort algorithm and plays the role of a program counter that schedules the execution of the
algorithm. It is connected tocurrentV with a type conversion function which means that
it is only awire and no additional variables are needed for it.
p1: process(current)
variable lowestindex, j: integer range 0 to bound - 1;
begin
if (size /= 0 ) then
if (current = 0 ) then
aTest <= a(iTest);
end if;
Function inlining. The VHDL processp1 defines the variables needed in the inner
loop of the selection sort algorithm. Note thatlowestindex is declared as a variable and
not as a signal since it does not carry information or state and is only used within processp1
to compute a value. The check on Line 26 ofselsortproperty , that exits the function
with a return statement, is translated to theif (size /= 0) condition that encloses the
process body. SEBAC inlines statements from both functionsand thus stores inaTest the
value of an arbitrary entry from the array indexed byiTest which is left uninitialized to
denote a nondeterministic index.
Loops with dynamic bounds. SEBAC encloses the body of the loop from Line 5 in
a conditional statement. The lowest index is computed at each xecution step through the
translation of the loop on Line 8.
if (current < size - 1) then
lowestindex := current;
for j in 0 to bound - 1 loop




if (j < size) then










Since SixthSense does not allow loops with dynamic bounds, we encode the ANSI-
C for statement into a bounded VHDLfor statement with two conditions. The first condi-
tion skips all array entries beforecurrent + 1 through anext statement that is similar to
the ANSI-Ccontinue statement. The second condition looks only at entries of thearray
that are within its size. If the computed lowest index is different thancurrent then a swap
of values is enabled. Notice thattemp is not needed since VHDL statements are executed
concurrently.
Assertions. The assertions inselsortproperty should hold after the search is
done. SEBAC encloses the assertions with the conditionalcurrent = size - 1 since
the assertions are evaluated only whens lsort completes its computation.
if (current = size - 1) then
if (iTest < jTest) then
assert (a(iTest) < a(jTest) or a(iTest) = a(jTest))
report "order violated" severity error;
end if;
for i in 0 to bound - 1 loop
if (i < size) then






assert (aTest = a(i))
report "entry not found" severity error;
end if;
The indicesiTest and jTest are left uninitialized to denote they are nondeter-
ministic and thus capture all possible indexes. The first assertion checks whether two array
entries that are indexed by ordered indeces are actually ordered. The second checks whether
aTest , the value of an arbitrary array entry that was stored beforethe sorting is still found
in the array.
SEBAC currently does not handle recursion implied from branchi g (goto state-
ments). It can be easily extended to unwind them with bounds ia fashion similar to
CBMC.
We end up with a hierarchical VHDL design with asserted signals designated as
the invariants. We pass the VHDL to SixthSense which, in caseof atisfiability, provides a
trace that satisfies the inverse of the invariant, otherwiseit returns with a proof.
4.5 Results
To evaluate TBV, we compared SEBAC and SPARK coupled with Sixth ense, (TBV:SEBAC)
and (TBV:SPARK) respectively, against CBMC coupled with SAT (SAT:CBMC).
We took 4 challenging examples of C programs from Chapter 3 of[77]. All the
three techniques were able to report helpful error traces within comparable and reasonable
resources and small bounds (smaller than 8). We fixed the errors in the 4 programs (for
selsort we changed Line 9 toif (a[j] < a[lowestindex]) ) and we report on the
time that the analysis took to complete the proofs for a number of bounds in Table 4.2. In
the size column,|V | and|C| denote the number of CNF variables and clauses respectively,
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Table 4.2: Comparison of SAT:CBMC, TBV:SPARK and TBV:SEBAC.
Selection sort
Technique Bound Size Time (mins)
SAT:CBMC 16 |V |=4,753,354 |C|=18,971,756 114
32 timed out before generating CNF ∞
TBV:SPARK 64 |I|=392 |R|=552 |ANDs|=30,334 132
TBV:SEBAC 64 |I|=12 |R|=397 |ANDs|=92,320 35
Linked list insertion
Technique Bound Size Time (mins)
SAT:CBMC 16 |V |=159,370 |C|=781,39 64
32 |V |=1,113,832 |C|=6,402,757 ∞
TBV:SPARK 64 |I|=611 |R|=984 |ANDs|=22,711 196
TBV:SEBAC 64 |I|=18 |R|=622 |ANDs|=53,636 54
Linked list removal
Technique Bound Size Time (mins)
SAT:CBMC 8 |V |=18,322 |C|=107,422 26
16 timed out before generating CNF ∞
TBV:SPARK 64 |I|=789 |R|=1,240 |ANDs|=27,505 143
TBV:SEBAC 64 |I|=24 |R|=792 |ANDs|=71,893 74
Memory allocator and deallocator
Technique Bound Size Time (mins)
SAT:CBMC 16 |V |=1,411,745 |C|=4,958,517 93
32 |V |=2,818,813 |C|=9,912,211 ∞
TBV:SPARK 32 |I|=1,929 |R|=1,084 |ANDs|=44,802 156
TBV:SEBAC 32 |I|=59 |R|=792 |ANDs|=103,433 122
and|I|, |R|, and|ANDs| denote the number of sequential circuit primary inputs, regist rs,
and AND gates respectively as a measure of their complexity [73]. In the time column∞
denotes a time-out of 360 minutes.
We report on bounds in powers of two since the analysis depends o bit vector
encodings of variables and the bounds are on the ranges of these variables. We ran all
experiments on a1.7 GHz Pentium4 machine with1 GB memory and used CBMC version
2.5 and SPARK version 1.3.
By default, CBMC iteratively invokes the SAT solver with a larger formula that uses
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a bigger loop and recursion unwinding bound until no unwinding assertion is violated. The
times reported for CBMC do not include the time needed for CBMC and SAT to perform
these iterative checks. We provide CBMC through its commandline interface with a tight
bound on the loop unwinding to ensure a fair comparison.
4.5.1 Selection sort
The first example is the selection sort algorithm described in Section 4.4 with the bug on
Line 9 fixed. We checked both the order of array entries and theata consistency assertions
at the same time. CBMC was able to complete the check on the selection sort routine
for a bound of 16 on the size of the array in 114 minutes. For bounds bigger than 16,
CBMC could not complete before 6 hours. SixthSense was able to complete the check on
the sequential circuit generated with SPARK for a bound of 64in 132 minutes. For the
same bound of 64, SixthSense took only 35 minutes to completeth proof on the sequential
circuit generated with SEBAC.
4.5.2 Linked list insertion
The second example is a routine that inserts a node into an ordered linked list. List nodes
are stored in an array and they are pointed to by indices. Eachnode has a key value and a
next node index. The insert routine takes the index that points to the head of the list and
an index that points to the new node to be inserted in the list and returns an index to the
new head of the list. We check two properties of the list upon cmpletion of the insertion
assuming the properties held before the insertion.
Properties. The first property checks that the value of any node in the listis maller
than or equal to the value of its successor. The second property checks whether the size of
the list is consistent (incremented by one after the insertion). CBMC was able to complete
the analysis of the list insertion example for a bound of 16 within 164 minutes. However, it
took more than 6 hours on larger bounds without completing the analysis. The sequential
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analysis completed on the sequential circuit generated with SPARK in 196 minutes. It took
only 54 minutes to complete the proof on the circuit generated with SEBAC for the same
bound of 64.
4.5.3 Linked list removal
The third example is a routine that removes a node from an ordered list. It takes as input the
index to the head of the list, the key value of the node to be delted, and a writable pointer
that should be filled with the index of the deleted node. It returns the index of the new head
of the list. We modeled the writable pointer with a static variable since SPARK does not
handle pointers. We also relaxed the assertions CBMC generat s for pointers to obtain a
fair comparison.
Properties. The properties we checked for the removal routine are similar to those
we checked for the insertion. We checked whether the order ispre erved and whether the
size of the list is consistent. It took CBMC 64 minutes to complete the proof with a bound
of 16. CBMC generated a CNF formula for a bound of 32 but the analysis did not complete
before 6 hours. We completed the proof on the sequential circuit generated with SPARK
in 143 minutes for a bound of 64. Sequential analysis performed better with the circuit
generated with SEBAC and completed in 74 minutes for the samebound.
4.5.4 Memory allocator and deallocator
Our last example is a memory allocator routine which takes asinput a size of desired mem-
ory to allocate, returns an index into an array of bytes that represents memory, and signals
failure by returning an invalid index (NULL). Internally memory is allocated in blocks of a
constant size. The memory allocator considers consecutivegroups of memory in the same
allocation mode, either allocated or free, asspans. It tracks the usage of these blocks in
another “in use” array. If a span is free, all its entries in the “in use” array contain a positive
value which is the number of blocks in the span. If it is allocated, all entries in the “in use”
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array contain a negative number which is the negative of the number of blocks in the span.
We also consider a deallocation routine that takes an index to a memory location and frees
it.
Properties. We assume that the memory and the “in use” array were initialized to be
all free and that the indices passed to the deallocation routine are all aligned correctly with
the block sizes. We run an arbitrary but bounded number of allc tions and deallocations
and then check the “in use” array for consistency with the sizs of allocation and deallo-
cation operations we performed. CBMC completed the proof in93 minutes for a bound of
16. It could not complete the proof for a bound of 32 in less than 6 hours. TBV:SPARK
took 156 minutes to complete the proof for a bound of 32. TBV:SEBAC took 122 minutes
to complete the proof for the same bound.
4.5.5 Discussion
The results in Table 4.2 show that by keeping the structure ofthe program and performing
the analysis at the imperative sequential level, we were ablto scale the analysis of ANSI-
C programs to bounds that are much higher than those achievable by the stateless and flat
hierarchy of SAT analysis.
TBV techniques were able to scale to the same bounds and founddifficulty going
beyond a bound of 64 for both SPARK and SEBAC. However, sequential circuits gener-
ated with SEBAC had a clear performance advantage against those generated by SPARK.
We attribute the difference to the effort SixthSense neededto make in order to undo the
scheduling logic and the additional state elements SPARK introduced to the program for
synthesis optimizations and for ease of transformation purposes. Note that the sequential
circuits generated by SPARK had more registers and inputs and less logic (AND gates)
since SPARK aims at reducing the combinational depth of the circuit.
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4.6 Summary
In this chapter we presented SEBAC, a novel static analysis technique for verifying imper-
ative programs. We introduced the use of sequential circuits instead of pure combinational
Boolean formulas to encode bounded ANSI-C programs and thusenabled the use of sequen-
tial solvers with reduction potentials that have no counterparts in combinational solvers. We




The effort spent on verifying computing systems constitutes half the resources spent in the
design cycle of such systems [2]. This created interest in automating software and hardware
verification, which grew tremendously in the last few decades. Dynamic analysis is the
prevailing approach and it involves testing the system witha large and representative set
of concrete inputs. While dynamic techniques are scalable and c n be applied to systems
of any size, they are incomplete and can not guarantee the absence of bugs and design
flaws. On the other hand static analysis techniques study thedescription of the system and
uses rigorous mathematical reasoning to prove claimed properties of the system. Once they
complete the analysis, they guarantee that the property in question holds for the system.
Static tools can be classified into two categories. (1.) Theorem proving techniques
reason with axioms and rewrite rules to prove a valid logicalp th from the source de-
scription of the system to its claimed properties. These techniques are powerful but often
need manual and human interaction to complete proofs on realistic systems. (2.) Automatic
model checking techniques work on the semantics of the description of the system and its
specifications.
This dissertation presented novel algorithms and techniques that improve the auto-
matic static verification of computing systems.
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Designers have to formally describe designs and propertiesbefore presenting them
to static verification techniques. They use high-level description languages or logics that
typically get transformed by analysis techniques into propositional Boolean representations.
The latter representations are addressed by model checkersempowered by BDD or SAT
based solvers as well as other techniques such as partial reduction and predicate abstraction.
The high-level description languages can be classified as either imperative or declar-
ative. A declarative language, such as the first order logic with transitive closure Alloy,
declares the system objects and describes the relations between hese objects through a set
of constraints and then claims a property over the constrained system. They model the
conditions that are true when a computation occurs rather than describing the steps in the
operation. An Imperative language, such as the C programming language, describes algo-
rithmically the steps of a computation and claims a propertythat describes the correctness
of the computation.
These languages are often undecidable and thus model checkers, such as Alloy
Analyzer and CBMC, prove the correctness of the claimed properties for a certain bound
on the ranges of the variables or iterations of the loops in a program. The state of the art
tools find a problem handling realistic systems with realistic enough bounds. For example,
presented with a check of a tree integrity property of all trees up to 8 nodes, the Alloy
Analyzer failed to generate a Boolean CNF formula that can bepassed to the back end SAT
solver.
5.1 Summary of contributions
To extend the applicability of static analysis to a wider class of designs as well as to check
more sophisticated properties and gain more confidence in the results, we need to scale the
analysis to significantly larger bounds.
This dissertation bases its contributions on the followingobservations.
1. High-level insight is very instrumental in reducing designs to a size that is amenable
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to static verification techniques. This is often lost in the transformation to low-level
propositional Boolean formulas. This dissertation exploits the structure of the system
under test when it formulates the Boolean problem passed to the back-end solver.
2. Sequential circuits are more succinct than propositional Boolean logic in represent-
ing designs of iterative or computational nature. This dissertation reduces the size
and complexity of the problem by encoding designs into sequential circuits where
appropriate.
3. Sequential solvers exploit numerous powerful reductionand decision techniques that
have no counterparts in propositional logic. The work in this d ssertation enabled
and leveraged the power and synergy of different sequentialreduction and decision
techniques to solve the problem.
4. Declarative and imperative programs can both benefit fromstatic sequential analysis
since they have constructs that are concisely encoded with sta eful structures and
hierarchies that can be modeled in sequential circuits. This dissertation evaluated the
static sequential analysis approach and showed that it can check programs for bounds
order of magnitudes higher than those feasible with currenttechniques such as Alloy
Analyzer and CBMC.
5.2 Future work
In the future we plan to explore how our approach of sequential encoding may be extended
to other logic specifications such as S1S [59], and Presburger Arithmetic (PA) [86]. We are
also interested in investigating security applications ofPA program equivalence detection.
We also plan to study the use of Alloy as a property specification language for C
programs combining the benefits of declarative and imperative languages.
It has long been known that unquantified equality logic has a finite model prop-
erty, specifically, a formulaΦ(x0, ..., xn) in this logic is satisfiable iff it is satisfiable in a
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universe of cardinalityn. We plan to express equality theory formulas as netlists anduse
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